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Abstract
DC-DC converters play an important role in electronic systems in all domains of application. In
the consumer electronics market, which shows continuous growth, the need for lighter and more
ergonomic devices has increased the demand for inductorless converters. Due to their smaller size
and weight, switched-capacitor converters have grown in popularity. Since they can be designed
exclusively with capacitors and switches, they can be fully integrated on-chip, which makes them
suitable for mobile applications.
Nevertheless, portable or not, if an electronic device is subject to radiation it may fail due
to functional errors and/or structural degradation. Devices with radiation hardening features find
more applications in space and nuclear technology. At the Earth’s surface level, electronic systems
can be affected by radiations as well. And since the number of sensitive and critical devices
has increased in the last decades, the need for radiation hardened electronics is more and more
imperative in different areas of electronic devices applications.
This work addresses the study and design of a radiation hard step-up switched-capacitor DC-
DC converter, designed with 0.35 µm CMOS technology, to be used in the readout electronics of
the CERN’s LHC experience. The functional specifications are: output of 2.5 V for an input of 1.2
± 0.3 V and with a load current capability of 100 mA. A PWM control has been adopted to regulate
the output voltage, employing a variable voltage sawtooth generator with a switching frequency of
10 MHz. Some functional considerations were used to ensure some radiation hardening features.
Keywords: CMOS, IC design, PWM control, radiation hardening, step-up DC-DC converter,
switched-capacitor.
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Chapter 1
Introduction
Direct current to direct current (DC-DC) converters play an important role in current electronic
systems. They serve as an interface between two DC power supplies, allowing the conversion of
one voltage level to another, and control the power flow between them [8]. They are used in a large
variety of power ranges and applications, such as CD players, cellphones, PC power supplies and
hybrid or electric vehicles.
The main components present in a DC-DC converter are switches, inductors and capacitors.
In DC-DC converters where inductors are used, these components are responsible for the transfer
of energy between input and output. With a proper command, switches are turned on and off in
order to charge or discharge the inductor, allowing the stepping up or down of the output voltage.
The capacitor is placed in parallel with the output to provide energy storage and ensure a constant
DC output voltage.
There are different topologies available, but the two most important ones are the step-up and
the step-down converters, where the output voltage or current (relatively to the DC input) is stepped
up or down, respectively. All other topologies, such as the buck-boost and Cúk converters, result
from the combination of these two basic topologies [9].
According to the application and the magnitude of the step between the input and the output,
it may be necessary to electrically isolate the converter. Isolated converters use a transformer to
achieve the desired isolation. Unlike the non-isolated converters, there is no need to include an
inductor involved in the energy transfer process, since this task is held by the transformer windings.
Among the most commonly used isolated topologies are the flyback and forward converters.
The use of inductors implies an increase of converters’ weight and volume and is responsible
for a fair amount of electromagnetic interference (EMI) that can affect the proper functioning
of the converter itself or of neighbour systems. So, in certain applications, the employment of
these components is inconvenient. As an alternative, capacitors can be used in the energy transfer
between input and output. A converter mainly composed by switches and capacitors is known
as a switched-capacitor converter. Since this type of converters are inductorless, they occupy less
space, are lighter and therefore are more suited for mobile applications and monolithic integration.
Design specifications strongly depend on the application. Not all converters are suited to
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withstand harsh conditions, specially environments with high radiation. In these situations it is
imperative to use special technologies and design techniques, called radiation hardening, with the
purpose of improving the tolerance of converters’ electronics to radiation. These converters find
applications in space systems, such as satellites and space stations, or in nuclear reactors. That is
the case also of the electronics used in the readout systems of the Large Hadron Collider (LHC)
[10] at CERN.
The LHC is the world’s most advanced particle physics instrument. In its facilities, placed
about 100 m underground, sub atomic particles (the “Hadrons”- either protons or lead ions) travel
in opposite ways inside a 27 km long circular accelerator speeding up each lap. When particles
reach high state of energy they are brought into collision in four different experiments, each one
installed in a large underground cavern. These experiments produce significant amounts of data
that is later distributed by a grid computing system [11].
It is not only in these specific facilities or in outer space that radiation is a concern. On Earth’s
surface electronic devices also experience radiation effects and the resulting performance deviation
is becoming an increasing problem due to modern societies dependence of sophisticated electronic
systems that cannot fail or malfunction.
In DC-DC converters the effects of radiation are, for instance, responsible for a degradation
of efficiency and output voltage quality. Special care has to be taken when choosing the semicon-
ductors type, external capacitors dielectric material, layout techniques, shielding and eventually
redundancy techniques, in order to improve radiation hardening characteristics.
1.1 Main goal and system requirements
The main goal of the dissertation is to study and design a radiation hardened switched capacitor
DC-DC step-up converter using a 0.35 µm CMOS technology. The primary established system
specifications are shown in table 1.1.
Table 1.1: System requirements.
Value Unit
Vo 2.5 V
Vi 1.2 ± 0.3 V
Vdd 3 V
Io 100 mA
∆Vo 1 %
Vo represents the desired DC output voltage and ∆Vo represents the maximum voltage ripple
required. So, the instantaneous output voltage value can be vo(t) = 2.5±0.025 V, but the steady
state mean value needs to be Vo = 2.5 V. Vi symbolises the DC input voltage, with the respective
tolerance. Vdd represents the positive DC source voltage and Io represents the maximum required
load current.
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1.2 Document structure
In order to present the work developed, this document was divided as follows:
Chapter 2: Literature Review and State of the Art Summary of the preliminary research done
on several topics, such as switched-capacitor converters (topologies and control), semiconductor
physics, CMOS technology, radiation hardening and radiation hardened converters.
Chapter 3: Theoretical Analysis Theoretical study of the converter topology. Presentation
of the theoretical model results. Calculation of some key parameters, such as maximum switch
on-resistance and capacitance values. Theoretical analysis of the closed-loop regulation block
Chapter 4: Behavioural Simulations Presentation and results discussion of high level simula-
tions performed to verify if the converter, as well as the regulation block, meet all the established
requirements. Validation of the theoretical model deduced.
Chapter 5: Simulations With More Realistic Models Presentation of more realistic simu-
lations, performed, using components design down to the transistor level, instead of employing
functional models. Circuit description and results discussion.
Chapter 6: Conclusions and Future Work Discussion of overall results, list of difficulties
encountered along the project and indication of possible improvements.
Appendixes A, B and C Auxiliary material such as simulation raw data, data processing and
graphical plots, mathematical deductions and produced source code.
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Chapter 2
Literature Review and State of the Art
2.1 Step-up DC-DC converter
The step-up converter, also known as the boost converter, is one of the DC-DC converters’ basic
topologies. As the name implies, the converter produces an output voltage higher than the input
voltage. Since the input voltage required for the project is stepped up by a ratio of approximately
1:2 there is no need for electrical isolation, because the step ratio is small. Besides, one of the
goals of the project is to design an integrated converter, and thus the reduction of the number
of magnetic elements is an important factor. Hence, the theoretical study will only address non-
isolated converters.
2.1.1 Classic topology
The basic step-up converter is shown in figure 2.1.
  
vL
  +
-
V i S
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Figure 2.1: Basic DC-DC Step-up Converter.
Its operation is the following: when the switch is on, the diode is reverse biased and the current
only flows through the inductor, charging it with electromagnetic energy. During this period,
while the output is disconnected from the input (figure 2.2(a)), the capacitor supplies energy to the
output. On the other hand, when the switch is off, there ir current flowing in all circuit branches,
and the load is supplied with energy from both the input and the inductor (figure 2.2(b)).
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Figure 2.2: Step-up Converter: (a) Switch on; (b) Switch off.
The process described above represents the basic principle of operation of the step-up con-
verter. However, to obtain the desired voltage level at the output, it is necessary to properly regu-
late the energy stored in the inductor and consequently transferred to the output. So, the duty-cycle
(D) of the control wave of the switch is a fundamental parameter. The ideal relationship between
the steady state value of the output voltage, the switch duty-cycle and the input voltage is given by
equation 2.1.
Vo
Vi
=
1
1−D =M(D) (2.1)
where M(D) is the voltage conversion ratio of the converter.
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Figure 2.3: Step-up converter ideal voltage ratio.
Equation’s 2.1 plot is shown in figure 2.3. From this figure it can be seen that, ideally, the
conversion ratio is infinite when the duty-cycle is 1, but in practice, due to the non-ideal charac-
teristics of the circuit components, there is a limit for the output voltage. The relationship given
by equation 2.1 yields when the converter operates in the continuous conduction mode, which
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means that the inductor does not fully discharge and the current never reaches zero. If the inductor
current reaches zero and the converter enters the discontinuous conduction mode, some properties
of the converter suffer considerable changes. For instance, the voltage conversion ratio becomes
load dependent and therefore the output voltage ceases to be only a function of the duty-cycle and
the input voltage. This conduction mode frequently occurs in converter operating at light loads or
with no load at all.
Despite of widely used and well covered in the literature, inductor converters have a certain
number of disadvantages and are not suited for certain of applications. For instance, applications
where the size and weight are important factors or EMI shielding is difficult, such as mobile de-
vices, power supplies, battery charging systems. A step-up converter needs a storage element to
elevate the output voltage. That function, as it was previously described, is normally accomplished
by employing an inductor. However, the inductor is usually a very large element, compared to the
rest of the circuit, and increases significantly the size and weight of the converter and in general
is not implementable on chip. Besides, large inductors have large parasitic resistances, which in-
creases the power losses of the circuit and lowers the converter overall efficiency. One way of
overcoming the oversized inductor issue is increasing the switching frequency. But as a conse-
quence, high switching frequencies generate electromagnetic interferences which can disrupt the
proper operation of the converter. Some technologies that allow the implementation of relatively
small size inductors on-chip have been developed. These technologies make more feasible the
converters’ design that require more than one inductor. Figure 2.4 shows a step-up converter with
two inductors and figure 2.5 shows the respective on-chip application.
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Fig. 1. Two-phase standard interleaved topology and timing diagram.
realization [8]. As shown in Fig. 1, the standard interleaved
converter is essentially multiple buck converters connected in
parallel and running out of phase of one another. The bridge
timing illustrated in Fig. 1 results in the partial cancellation of
the two inductor current ripples, thereby reducing the overall
ripple at the final output. The amount of cancellation is depen-
dent on the number of phases and the duty cycle. For example,
a two-phase topology realizes complete cancellation only at a
50% duty cycle. To reduce this problem, multiple-phase topolo-
gies are often used but they consume more area and provide
complete cancellation only at discrete duty cycles. The proposed
topology, discussed in the next section, completely eliminates
the duty-cycle dependency, decreasing the necessary number of
phases to two.
In this paper, we propose the stacked interleaved topology
and a design methodology to optimize the topology to use only
on-chip inductors and capacitors. In Section II, we describe
the stacked interleaved topology. In Section III, we discuss the
impact of on-chip magnetic coupling between the inductors
and how coupling may be exploited to improve the efficiency.
In Section IV, we compare the stacked interleaved topology
against other known topologies. In Section V, we describe the
prototype design and then provide measurement results that
validate this design in Section VI. In Section VII, we compare
the measurement results with previous results. Finally, we
provide some conclusions in Section VIII.
II. STACKED INTERLEAVED TOPOLOGY
A. Topology Design
The primary benefit of the stacked interleaved topology is that
it performs complete ripple cancellation across all duty cycles,
with only two phases. This characteristic is realized with the
topology and timing scheme detailed in Fig. 2 [9]. The primary
phase ( , and ) is connected to the load and operates
with a duty cycle of , while the secondary phase ( ,
and ) is unloaded and operates with a duty cycle of .
As illustrated in Fig. 3(a), the result is two current waveforms
that perfectly mesh with one another so that the sum of the
current ripples is zero across all duty cycles, when assuming
ideal high- output filters. Because of the dissimilarity in duty
Fig. 2. Proposed stacked interleaved topology and timing diagram.
Fig. 3. (a) Current waveforms for proposed topology in Fig. 2. (b) Current
ripple characteristics for the competing inductive converter topologies.
cycles, the two phases generate different voltages and
, respectively. Coupling the two phases together with
a capacitor permits the phases to generate two different
voltages while still allowing the current ripple to be canceled at
the output.
As illustrated in Fig. 3(a), with the load connected to the pri-
mary phase, the secondary capacitor blocks the dc load
current from the secondary phase, directing the full dc current
onto the primary phase. This feature is particularly beneficial
for implementations where the inductors have significantly dif-
ferent series resistances that would result in excessive power dis-
sipation through a load carrying secondary phase. This is often
the case for on-chip planar inductors because digital processes
typically only offer a thicker metal for the top layer, and it is
more space-efficient to implement the inductors on top of one
another on two different metal layers.
Canceling the current ripple at the output removes the correla-
tion between the inductors’ current ripple and the output voltage
ripple, which allows the inductors to be sized much smaller. Not
only does the reduction in inductance save area, it can also be
used to improve the transient response of the converter [10]. As
will be discussed in Section III, the stacked interleaved topology
also enables magnetic coupling to further attenuate the current
ripple through each inductor. This attenuation, in conjunction
with ripple cancellation makes on-chip planar inductors prac-
tical for use in inductive converters, which sets it apart from the
discrete implementation in [10]. In addition, the lack of current
ripple at the output allows the output capacitor to be scaled
Figure 2.4: Stacked interleaved topology and
timing diagram [1].
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Fig. 9. On-chip, coupled inductor realization. (a) Exploded view of the primary
and secondary inductors. (b) Cross-sectional view of half of the inductor.
thickest metal layer (M8), further diminishing the associated se-
ries resistances.
Additional thin metal layers were not strapped to the sec-
ondary inductor, since (22) shows the inductor power loss would
only decrease from 25.2 mW to about 20.3 mW when utilizing
all of the metal layers. This only translates into an efficiency in-
crease from 85.1% to 87.6% and does not account for the added
risk of increased eddy currents that would result from moving
the structure closer to the substrate which is an effect not mod-
eled very well by us. To further minimize the effects of eddy
currents, the inductor is implemented on top of an N-well which
extends at least 200 m past the spiral to reduce coupling to the
substrate. The N-well will display less eddy current losses than
the substrate alone since its sheet resistance is about three times
higher. Note that a pattern ground shield is not used since ex-
perimental data in [14] has shown its limited efficacy below 300
MHz for an inductor structure implemented m above the
substrate.
Besides the metal layers on which the ports are realized. their
locations are also important because they determine the place-
ment of the bridges and the architecture for the power delivery
network. In most cases, an inductor with an integer number
of turns is ideal because the close proximity of the inductor
ports relaxes the requirements on the power delivery network.
However, the number of turns also depends on the design opti-
mization, thus for the prototype a compromise of 1.75 turns is
used. The number of turns that were implemented still provides
comparable efficiency while cutting down the amount of metal
needed to route around the inductor.
B. Bridge Design
As shown in Fig. 7, the prototype design uses an
nMOS–pMOS bridge configuration. This configuration is
selected over a diode configuration since it exhibits less con-
duction losses and allows for bidirectional inductor current.
Bidirectional conduction is imperative for the ripple cancel-
lation described in Section II, since it relies on both phases
operating in continuous conduction mode to cancel the in-
ductor current ripple. A diode configuration would cause the
secondary phase to always operate in discontinuous mode,
given that it does not carry a dc component, and the primary
phase would enter discontinuous mode at light loads. On the
other hand, an all-nMOS bridge is not used to realize the lowest
conduction loss for a fixed area because the voltages required
for the drive circuitry are potentially hazardous in the selected
CMOS process.
To minimize loss in the bridges, all of the transistors are
carefully sized to balance the conduction and capacitive losses
caused by a specific switching frequency, load current, and cur-
rent ripple. In addition, zero voltage switching (ZVS) is used to
eliminate the loss associated with discharging the drain-source
capacitance of each transistor, which comes increasingly
more significant at a high switching frequency. As opposed to
hard switching where the charge on is dissipated, ZVS uses
the inductor current to transfer the charge to the load or supply
[15]. In order to provide ZVS for both transitions of the bridge,
the inductor current must be both positive and negative, which
is easily provided by the proposed converter.
In practice, the time to fully discharge is a function of
the input voltage and the magnitude of the inductor current at
the time of the bridge transition. Since the secondary phase is
not influenced by the load, the inductor current will be fairly
consistent at the bridge transitions. Therefore, ZVS is achieved
in the secondary phase by sizing the driver pair to give the
proper dead-times, as shown in Fig. 7. On the other hand, the
primary phase carries the dc component of the load current.
Consequently, the dead-times must change as the load changes
in order to realize ZVS. To accommodate for this change in
the dead-time, programmable delay cells are used in the pro-
totype, which offer a simple and reliable method for adjusting
the dead-times. A more complete approach for a production de-
sign is outlined in [16].
The drivers consume a significant amount of power, espe-
cially when driving larger transistors. With the unique timing
of the stacked interleaved topology, the primary and secondary
phases are synchronous and opposing, as illustrated in Fig. 2.
This timing scheme allows the primary phase to be driven by the
secondary phase, eliminating a driver and reducing power loss
even further. For the prototype application, the primary pMOS
is sized the largest. Thus, to make the most of the unique
timing, it is tied directly to the secondary phase, as shown in
Fig. 7. This provides additional power savings in conjunction
with the careful sizing of the transistors.
C. Control Circuit Design
For simplicity purposes, voltage-mode control with domi-
nate pole compensation is chosen for the prototype, as detailed
in Fig. 7. The stacked interleaved topology introduces four
poles, and in the prototype design these poles are located at 33
and 315 MHz. To achieve a stable response, the control loop
crossover frequency is placed before the first topology pole
using the dominate pole and the loop gain. With this simple
approach, a closed-loop bandwidth around 33 MHz can still be
achieved.
Compared with other implementations, the proposed con-
verter topology offers a couple of compensation advantages.
First, the exceptionally small inductors introduce the topology
poles at extremely high frequencies, allowing for a much higher
loop bandwidth and reducing the challenges associated with
Figure 2.5: On-chip coupled inductor realiza-
tion [1].
However, despite the advancements on inductors on-chip integration, these circuit elements
are still very large and, as it will be seen in section 2.4.1, reducing the size of the co verter is an
important matter. After some research, an alternative to the conv ntional i ductor converter was
found - the s itched-capacitor based converters.
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2.1.2 Switched-capacitor DC-DC converters
Switched-capacitor DC-DC converters in general use only switches and capacitors to achieve the
desired voltage conversion. For this reason, they are more suitable for integration than the conven-
tional converters made with magnetic elements. For many years, the employment of this type of
converters has been restricted to simple applications, normally requiring fixed integer voltage con-
version ratios. In fact, the switched-capacitor converters domain is still in development. There are
several published papers dedicated to the analysis of different topologies, but despite the several
analysis available, some of the existing ones do not converge and sometimes it seems there exists
some misconceptions around the subject. Also, there are some issues related with the regulation of
these converters that have been the focus of researchers, at least in the past two decades. However,
in the last years, due to technological advancements in the control and chip manufacturing areas
and due to the increasing number of studies around the subject, more and more of these converters
are appearing in the market.
One of the early publications[12] was from J.F. Dickson and introduced what became later
known as the Dickson topology. Since then, several new topologies or improved variants of the
existing ones have been introduced and analysed by different authors. The five most notorious
switched-capacitor DC-DC step-up converters are the Ladder, Dickson, Fibonacci, Series-Parallel
and the Doubler topologies. The basic schematics for two clock signals are shown in figure 2.6.
Ideally, the voltage conversion ratio of a typical switched-capacitor DC-DC boost converter is
n+1, where n, represents the number of flying capacitors in the circuit. The flying capacitors are
the capacitors whose configuration is "rearranged" in the circuit by the switching process in order
to provide the energy transference operation. In figure 2.6 they correspond to capacitorsC1,C2 and
C3. Meaning that theoretically, the output voltage can be stepped n+1 = 4 times. The schematics
shown here represent two stage converters since their switches can be controlled with two main
clock signals: φ1 and φ2, dividing the converter operation into two main operating stages: charging
the flying capacitors and then discharging the stored energy in order to step up the output voltage.
But, if the same circuit is expanded or combined with other topologies and controlled with N clock
signals, φ1 through φN , a multi-stage converter can be created with an expanded conversion ratio
range.
Contrary to the inductor-based converters, where the conversion ratio is ideally defined by
the duty-cycle, traditionally, switched-capacitor converters have a fixed voltage conversion ratio.
During many years, the control of the switched-capacitor converters was made in open-loop. The
flying capacitors were fully charged, normally with a duty-cycle of 50 % and then discharged.
This method only allows a fixed voltage step and then makes the output highly dependent of the
input voltage. With closed-loop regulation the flying capacitors are partially charged and never
fully charged to the voltage level applied. The nominal charging operating point has to be in the
middle of the linear part of the time charging characteristic of the capacitors. This allows enough
manoeuvrability around the operating point, hence, to decrease or increase the capacitor charging
time in order to regulate the output voltage in the event of line or load variations. However, by only
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Figure 4.1. Five common switched-capacitor converter topologies in their step-up form
52
Figure 2.6: Five most notorious switched-capacitor DC-DC boost converter topologies [2].
charging partially the capacitors, the efficiency is lowered. So, a compromise between efficiency
and line and load regulation has to be found. For any switched-capacitor converter, the primary
issue is how to carry out the regulation requirement, which, as it was pointed out before, has been
the subject of research at least in the past two decades [13].
To control the output voltage of a switched-capacitor converter three main variables can be
manipulated: the switching frequency, the switches’ duty-cycle operation and the switch conduc-
tance. Obtaining good transient and steady state responses with varying load and line conditions
may be difficult. Since the load range of a switched-capacitor converter frequently changes dur-
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ing operation, and the output voltage in most applications must be kept constant, among the three
listed control variables, the switching frequency can be manipulated, but non-linear dynamics are
associated with this type of control which can be difficult to model [2].
The output can also be regulated by manipulating the switch duty-cycle. Normally this is
achieved by using pulse-width modulation (PWM) methods, where a control signal with a constant
frequency is generated, but the pulse duration is variable. The implementation of PWM control
methods can be simpler and more inexpensive then other control methods. However, converters
regulated with classic PWM control are tuned to function around a certain operating point. In the
presence of line and load variations, the DC output voltage and/or ripple value may deviate from
the desired values, making the control a real challenge.
Sophisticated digital control or intelligent control methods were occasionally cited by some
authors, for instance [14]. Yet, converters regulated with digital circuits, are more easily found,
specially with a control based in state machines [15, 16]. The majority of solutions found for the
closed-loop regulation were the classic PWM control or some optimized versions designed for the
specific applications [14, 17, 18, 19, 20]. A common version found is a hybrid solution where the
number of flying capacitors being charged and/or discharged is not static, but changes accordingly
to the output requirements, varying the amount of charge being transferred. The output is then
further regulated with a PWM control.
In the consulted literature, in most cases, an explanation why a PWM control was employed
was not given. Since the regulation of these type of converters is such a concern, the most logic
approach would be to employ more often some kind of intelligent control to obtain a more precise
output regulation in the presence of load and line variations. However, that is not the case. Mainly
because intelligent controllers normally require a processing unit (being a microprocessor or a rel-
atively complex digital circuit), which raises the cost, complexity of the system, and increases the
implementation area. Nevertheless, one of the main goals when adopting switched-capacitors con-
verters is to replace the conventional inductor-based converters, and most of them are efficiently
regulated with some form of PWM control.
2.2 Semiconductors
In order for an electronic device properly operate, the ability to control the flow of charged par-
ticles is essential. This ability can be achieved by semiconductors which can be manipulated to
have a behaviour very similar to an insulator or a conductor when needed. For many decades,
the predominant semiconductors used to manufacture electrical components were germanium and
gallium. Nowadays, silicon is the most popular choice.
A silicon unit cell has a crystalline structure with a form of a tetrahedron with an atom at each
vertex like the one shown on figure 2.7. But, for simplicity, the unit cell is often represented in
2D, as shown in figure 2.8.
A silicon atom has a core charge of +4 and has a total of 14 electrons, 4 of which are valence
electrons that bind the atoms together.
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Figure 2.7: Silicon single-crystal structure
(3D).
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Figure 2.8: Silicon crystal structure (2D):
Intrinsic semiconductor (based on [3]).
When the semiconductor is subjected to certain temperatures, the covalent bonds are broken
and the electrons are freed. The absence of the electron in the covalent bond is called a hole.
When holes are formed, the electrons in the neighbouring atoms can leave their covalent bonds
and fill the holes left by other electrons, and consequently, the new hole left by that electron can be
filled by another neighbouring electron. Thus, from an outside observer perspective, it is given the
impression that the holes themselves are moving and not the the electrons. This hole motion can
be random or controlled if an electromagnetic field is applied. This way, it is possible to control
the flow of charged particles, producing electric current.
If the crystal structure is a pure sample of silicon and has no foreign atoms, it is called an
intrinsic semiconductor. Consequently, the hole concentration p and the electron concentration
n must be equal and the intrinsic concentration ni, which is temperature-dependent, is given by
ni = p= n.
When the crystal has impurities in its structure, the semiconductor is called extrinsic or doped.
The addition of impurities is a common practice used to increase the number of carriers. The
number of carriers defines if the semiconductor is an n-type or a p-type one. Most physical and
chemical properties are very similar to those of the intrinsic silicon crystal, only the electrical
properties change.
When an intrinsic semiconductor is doped with pentavalent impurities (called donors), such
as antimony, phosphorus or arsenic, the number of electrons increases and the number of holes
decreases. Consequently, the dominant carriers are the negative electrons witch results in an n-
type semiconductor. On the other hand, when an intrinsic semiconductor is doped with trivalent
impurities (called acceptors), such as boron, gallium or indium, the dominant carriers become the
holes and this type of crystal is called p-type semiconductor [21].
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2.2.1 The pn junction
Combining n-type and p-type silicon layers in different ways, several semiconductor devices can
be produced. Each combination leads to unique electrical characteristics. Examples of com-
monly used semiconductor devices are the diode, the bipolar transistor (BJT), the thyristor and
the metal–oxide–semiconductor field-effect transistor (MOSFET). In the next subsections devices
based on the MOSFET will be studied, since the main goal is to design an on-chip complemen-
tary metal-oxide semiconductor (CMOS) converter and all the components will have to be imple-
mented with metal–oxide–semiconductor (MOS) technology.
2.2.2 The MOSFET
The MOSFET is named after its unique physical structure. The concept of field effect transistor
was patented by J. E. Lilienfeld in the beginning of the 1930s, before the invention of the bipolar
transistor. However, due to manufacturing limitations these technologies only became practical in
the early 1960s [22]. Over the years, technological advances made the MOSFET one of the most
employed semiconductor devices in both digital and analogue circuits. It is simpler to manufacture
than a bipolar transistor, occupies smaller on-chip space, can be connected as resistor, a capacitor
or a diode, which makes possible the design of systems consisting exclusivity of MOSFETs [21].
There are two types of MOSFET: The n-channel MOSFET or NMOS transistor and the p-
channel MOSFET or the PMOS transistor. Their operation is very similar, but there are some
structural and electrical differences.
In essence, the MOSFET is a four terminal device. The corresponding circuit symbols for the
NMOS and PMOS used in this work are shown in figures 2.9 and 2.10.
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Figure 2.9: NMOS four terminal symbol.
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Figure 2.10: PMOS four terminal symbol.
The terminal names are drain (D), source (S), gate (G) and body (B). The body terminal is
connected with a dashed line, since it is often not represented, making the MOSFET a three termi-
nal device. When that is the case, it is assumed that the body terminal is connected to the ground
(gnd), in the case of the NMOS transistors, or to the positive supply voltage source (vdd), in the
case of the PMOS transistors. This way, the drain-source current becomes only dependent of the
gate-source voltage applied.
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The NMOS body is made of p-type silicon and the source and drain are made of heavily
doped (n+) silicon layers, which are inserted in the body layer. The PMOS body is made of
n-type silicon and the source and drain are made of heavily doped (p+) silicon layers. In both
type of transistors, a silicon oxide (SiO2) layer covers a portion of the surface of the source, drain
and body regions. The gate terminal consists of a metal electrode placed above the oxide region,
making the gate electrically isolated from the body. The source and drain terminals are also made
of metal electrodes, but directly attached to the semiconductor material. The physical structure of
the NMOS transistor can be seen in more detail in figure 2.11.
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Figure 2.11: NMOS physical structure.
The letters L and W refer to the channel region length and width. From this figure it is visi-
ble that there are two pn junctions between the source and drain, which means that when no gate
voltage is applied, two back-to-back diodes exist between these to regions and no current flows be-
tween them. When a source-voltage is applied, the MOSFET can operate in three distinct regions:
cut-off, triode and saturation regions. In triode and saturation regions, an n-type or a p-type con-
duction channel is formed, if an NMOS or a PMOS respectively, in the channel region, allowing
the flow of electric current between the source and drain terminals. The drain current, drain-source
and gate-source voltage equations of each region are given in table 2.1.
Table 2.1: Main equations of the NMOS and PMOS transistors in each operation region.
  
NMOS PMOS
vDS iD vGS vSD iD vSG
cut-off --- 0 --- 0
triode
saturation
<V T ,n
≥V T ,n
<vGS−V T ,n
βn [(vGS−V T , n)vDS− vDS22 ]
≥vGS−V T ,n
⇒ 1
2
βn(vGS−V T , n)
2
≥∣V T , p∣
<∣V T , p∣
<vSG−∣V T , p∣
≥vSG−∣V T , p∣
⇒βn(vGS−V T ,n)vDS
for vDS≪2(vGS−V T , n)
1
2
βn(vGS−V T , n)
2(1+λnvDS)
for λn vDS≪1
βp [(vSG−∣V T , p∣)vSD− vSD22 ]
⇒ 1
2
β p(vSG−∣V T , p∣)
2
⇒βp(vSG−∣V T , p∣)vSD
for vSD≪2(vSG−∣V T , p∣)
1
2
βp(vSG−∣V T , p∣)
2(1+λ p vSD)
for λ p vSD≪1
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VT,n and VT,p represent the threshold voltage, λn and λp, with units V−1, characterize the
channel modulation effect in NMOS and PMOS respectively. All parameters are dependent of the
manufacturing technology.
Together, the gate metal plate and the channel region are equivalent to a parallel plate capacitor
where the dielectric is the silicon dioxide layer and the capacitance per unit area is represented by
Cox. Considering µn and µp as the electron mobility in the channel, also a value dependent of the
manufacturing technology, the NMOS and PMOS transconductance with units A/V 2 is defined as
kn,p = µn,pCox.
The gains βn and βp present in the drain current equations is given by
βn = kn
W
L
(2.2)
βp = kp
W
L
(2.3)
If vDS is kept small enough, in the triode region, for a constant drain-source voltage, the on-
resistance of the MOSFET is given by
ron,n =
1
βn(VGS−VT,n) (2.4)
ron,p =
1
βp(|VGS|− |VT,p|) (2.5)
Equations 2.2 to 2.5 are very important for the MOSFET design as a switch, as well as the
equations of table 2.1 relative to the triode region. However it is important to point out that
the models and subsequent equations indicated so far are more suited to describe long channel
MOSFETs. For short channel transistors, the models are far more complex, and find applications
only in computation analysis. For a quick analysis and a few "hand" calculations, the equations
presented are a reasonable approximation.
2.2.2.1 High gate-source voltage requirements
For the transistor to operate in the triode region, some conditions have to be met, as shown in
table 2.1. Due to voltage drops in the circuit in which the MOSFET is placed, despite of the gate
voltage applied, sometimes it is difficult to ensure that the triode region conditions are met, and
the MOSFET may not function as a switch, as expected. This issue is common in some switched-
capacitor converter topologies. To circumvent this problem, external circuits, such as level shifters
and bootstrapping circuits can be employed to generate the higher voltage clock signals, but these
solutions increase the silicon implementation area, as well as the converter’s design complexity.
A more simple solution, shown in figure 2.12, was proposed by [4].
Inside the switch cell, the PMOS Mc acts as a switch. It is driven by the boosting NMOS Ma
and PMOS Mb. To turn the switch Mc on, a high clock signal is applied to Ma and 0 V appears at
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Fig. 2. Schematic of the switch cell
stage where a loading resistor RL is connected. Comparing
with the 3x charge pump block diagram in Fig. 3(b), it can
be observed that the switches lrv5 are implemented by the
proposed switch cells. Switch cells 1 and 3 of stages 1 and
2 are responsible to pass the charging voltage to the positive
terminals of 0 1 and O2 at 1>1 and 1>2, respectively. While
switch cells 2 and 4 are responsible to pass the pumping
voltage to the negative terminals of 0 1 and 02 at stages 1
and 2 during their pumping phases 1>2 and 1>1, respectively.
The two NMOS M 1 and M 2 connect the negative terminals
of 0 1 and O2 of stages 1 and 2 to the ground during their
charging phases. Since these two switches are only responsible
for passing OV, they can be implemented by using a NMOS
transistor. The operation details of this 3x Makowski charge
pump is shown in Fig. 3. The terminals A and B ofeach switch
cell should be connected to the nodes that achieve a higher and
lower voltage respectively when the switch cell shuts down.
We can see that the connections of the switch cells shown in
Fig. 3 follow this rule, such that all odd number indexed switch
cells have node B connected to the flying capacitor of the
previous stages, and node A connected to the flying capacitor
of the corresponding stage. The even number indexed switch
cells have node A connected to the flying capacitor of the
previous stages, and node B connected to the flying capacitor
of the corresponding stage. This connecting topology can be
generalized to higher voltage gain charge pump.
Since a high voltage is passed from node B to node A of the
switch cells 1,3 and 5 when they tum on, Me inside the switch
cells may suffer from the leakage current problem due to the
forward biased p-n junctions of the transistors, which is dis-
cussed in detail in the previous section. As a result, our design
should ensure that the node voltages at the positive terminals
of 0 1, 02 and 0 3 will not drop below V D D - Vjor ward ,p-n,
2VDD - Vjor wa rd ,p-n and 3VDD - Vjor ward ,p-n respectively
when switch cells 1 ,3 and 5 are turned on during the steady
state operation of the charge pump (Vjorward ,p-n refers to
the forward voltage drop of the p-n junction in the associated
CMOS process). Otherwise, it will reduce the efficiency of the
charge pump. On the other hand, switch cells 1, 3 and 5 will
not suffer from the direct DC path problem at the rising edge
of the crtl signals as discussed in the previous section.
For switch cells 2 and 4, they will not suffer from the
leakage current problem caused by the forward biased p-n
junctions of the transistors. It is because the high voltage is
passed from node A to node B in these switch cells when
the switch cells are turned on. Therefore, the bulks of Me in
these switch cells are always connected to the highest voltage
252
node in these cells. However, switch cells 2 and 4 will suffer
from the direct DC path problem at the rising edge of the crtl
signals applied to these cells. Therefore, the size of Mb in
these switch cells should be small to limit the leakage current
during this transition time. Moreover, the size of M a should
be large to increase the overdrive voltage of Me such that node
B could be charged by node A quickly.
V. SIMULATION RESULTS
To demonstrate the effectiveness of the proposed charge
pump, the 3 x Makowski charge pump in Fig. 3 is designed
and simulated in SMIC 0.18/l,ffi CMOS process. The threshold
voltage of the PMOS and NMOS are about -0,42V and 0,45V,
respectively. The supply voltage for the simulation is 1V.
All the capacitors are 0.5p,F and lOkn loading resistor is
connected to the output stage of the charge pump. The sizes
of transistors in Fig. 3 for the simulation is listed in Table.I.
The sizes of transistors M a and Mi, in the switch cells are
45p,m/0.18p,m and 15p,m/0.22p,m, respectively. As discussed
before, the size of M; is larger than that of Mb to increase
the overdrive voltage of Me. The maximum allowable current
that flows through M a and Mi, to the ground is limited by
the small PMOS Mi: Since the maximum current that is
allowed to flow through a PMOS with size 15p,m/0.22p,m is
about 7mA (with V sg = 3V), the leakage current is limited
to this value. Although this leakage current is quite large,
the direct DC path to the ground is only formed during the
short transition time of the clock signal. Therefore, the charge
leakage is very small. A smaller size can be chosen for M a
and Mb to minimize the loss, however, this will slow down
the speed for closing and opening the switches Me. The sizes
of the charge transfer switches Me in each switch cell are
relatively large to reduce RDS,ON . This can reduce the voltage
drop at the charge pump output, and thus the power loss of
the charge pump. The largest RDS,ON of the charge transfer
switches used in the charge pump is about 40 n (for the size of
PMOS = 250p,m/0.22p,m, Vgs = 1V), which is small enough
for a loading current of about a few hundred p,A. The clock
frequency in the simulation is 125kHz, with transition time of
5ns.
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Fig. 4. The output voltage at the output stage of the 3x Makowski charge
pump with the proposed switch cell
The transient simulation of the charge pump is performed
by Spectre. The voltage of the capacitor 03 in the output stage
when it is charged from OV is shown in Fig. 4. The final output
voltage is about 2.9V with a loading current of 290p,A. The
output voltage is very close to the ideal output voltage, which
is 3V. The high output voltage is due to the small RDS,ON
of the charge transfer switches and the small leakage and
reverse current of the charge pump. The conversion efficiency
Figure 2.12: Switch with constant ON VGS mechanism [4].
node C, passing Va to node B, with a certain voltage drop. Mb will then turn off due to the higher
voltage in node B, connecting its gate and source to nodes B and A, respectively. When a low
clock signal is applied, Ma shuts down. Now node B has a lower voltage then node A and Mb will
turn on passing Va to node C, turning Mc off.
Ma has to be designed with a large aspect ratio to increase the overdrive voltage of Mc. Mb has
to be designed with a small aspect ratio to limit the leakage current. This way, Mb can be closed
faster being node B voltage updated at a faster rate. This solution allows switch Mc to be turned
on and off completely by applying a clock signal varying from 0 V to Vdd only, without relying
on the node voltages of the circuit itself.
2.3 CMOS technology and the IC design
When choosin if an applicatio is going to be implemented by n integrated circuit or a discrete
version, the answer may not be always clear. It is not set in stone if one is better than the other, as it
really depends on the application, main objectives and costs involved. But in general, an integrated
circuit, in comparison with its discrete counterpart, may present better speed and accuracy, the
implementation area is smaller and its mass production is less expensive.
A single chip can contain over a billion transistors, and the amount of transistors that can "fit"
in a chip is increasing every year. So, there are some applications that can only be achieved by
integrated circuits and could never be achieved with discrete implementations.
CMOS technology employs both NMOS and PMOS transistors on the same chip, which has
a number of dvantages. A given CMOS process is defined by the minimum MOSFET channel
length. For instance, for a 0.35 µm CMOS technology, all MOSFETs designed have a Lmin ≥ 0.35
µm. Due to technological advancements, the popularity of CMOS technology has grown over
the decades. Compared with other types of transistors, the MOSFETs can be scaled down more
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easily and the gate has a lower power consumption. Its operation can be manipulated in order to
mimic other components behaviour like capacitors, resistors, and diodes, which allows the design
of complete circuits entirely on-chip. The integrated capacitors have a capacitance of typically
tens of pico Farads as the maximum capacitance density is relatively small. Maximum values of 1
µF
mm2 are attainable today [23].
Thus, larger capacitors have to be implemented off-chip. However, the number of external
capacitors, as well as external components should be reduced to a minimum, in order to minimize
the number of chip pins. With CMOS, it is also possible to place both analogue and digital circuits
in a single chip, reducing the packing cost and increasing the overall performance.
CMOS integrated circuit (IC) design is a very thorough and systematic process. It begins with
the definition of circuit specifications, followed bt the selection of circuit topology and then comes
the calculation of building component values and other important circuit parameters. After the
layout of the circuit schematics, the next step is the simulation of the system. If the results are not
the expected ones, then the process is restarted.
A schematic representation of the CMOS circuit design flow is shown in figure 2.13. The
circuit specifications can change as the project matures. This is a critical process that should be
carried out with models as realistic as possible. After the chip has gone to production, only some
functional deviations may be corrected in case proper calibration circuits have been provided. In
that sense, it is very important to understand the parasitics (capacitances, inductances and active
devices) involved in the layout. A fundamental understanding of these problems is critical when
very tight or extreme specifications are required for the design [5].
2.3.1 CMOS 0.35 µm process parameters extraction
It was seen in section 2.2.2 that the technological dependent parameters of the MOSFET model
are kn, VT,n, kp and VT,p which represent the transconductance and the threshold voltage of the
NMOS and PMOS transistors, respectively. In order to extract the necessary process parameters of
the 0.35 µm CMOS technology, several simulations were performed using Cadence R© Virtuoso R©
Analog Design Environment.
The simulations performed were based on the circuit schematics shown in figures 2.14 and
2.15, where the main goal was to determine the steady state value of the gate-source voltage (VGS)
for a given DC drain current (ID), in order to determine kn, VT,n, kp and VT,p.
In the schematics the gate terminal is connected to the source, connecting the MOSFETs as a
diode, in order to minimize the effect of the channel modulation in the drain current. Through a
series of tests it was concluded that the values of VDS and VSD did not significantly influence the
VGS-ID relationship. So, for convenience, they were set to VDS =VSD = 1 V.
Two different scenarios were simulated:
Converter MOSFET design: In this scenario larger currents and transistor dimensions were
considered, due to the specific project requirements. For each W={ 1000, 2000, 3000, 4000,
5000, 6000, 7000, 8000, 9000, 10000 } µm, the current ID was defined with a sweep range of
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Figure 2.13: CMOS IC design process (based on [5]).
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Figure 2.14: Circuit schematic used to deter-
mine the VGS-ID relationship for a given W for
the NMOS transistor in order to determine the
process parameters kn and VT,n.
Figure 2.15: Circuit schematic used to deter-
mine the VGS-ID relationship for a given W for
the PMOS transistor in order to determine the
process parameters kp and VT,p.
[0;2] A. This interval was chosen accordingly to the maximum desired peak currents. The software
stipulates a maximum of 10000 µm and for lower values than 1000 µm the resulting values of vGS
where very high and unpractical, which shows that for this current range, the MOSFETs need to
have larger dimensions. The results of the DC analysis and the necessary follow up calculations are
depicted in appendix A. With the results shown in tables A.9, A.10, A.13 and A.14, the values of
kn, kp, VT,n and VT,p were plotted, respectively. Since for several W values, the process parameters
did not converge to a specific value, hence it was necessary to use an iterative process to more
accurately design each MOSFET present in the converter. The curves obtained are presented in
appendix A in figures A.1 to A.4.
Regulation block MOSFET design: In this case smaller currents and transistor dimensions,
were considered since in the control loop and other control sections of the circuit, the current
magnitudes are smaller than the nominal current of the converter. For each W={ 5, 10, 20, 50,
100, 200, 500 } µm, the current ID was defined with a sweep range of [0;1.5] mA. The results
of the DC analysis and the necessary follow up calculations are depicted in appendix A. With the
results shown in tables A.11, A.12, A.15 and A.16 the values of kn, kp, VT,n and VT,p were plotted,
respectively. The curves obtained are shown in figures 2.16 to 2.19.
The process parameter values are not exactly the same for all W values, but in order to simplify
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Figure 2.19: CMOS 0.35 µm process parame-
ters: VT,n vs ID.
the calculations, it was assumed that in these conditions the process parameters converge to certain
values, which are indicated in table 2.2. These constants were used to design all the MOSFETs,
except the ones acting as main switches in the converter.
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Table 2.2: CMOS 0.35 µm process parameters used to design smaller and low current MOSFETs.
Parameter Value Units
kn 100 µA/V 2
VT,n 0.55 V
kp 35 µA/V 2
VT,p -0.7 V
2.4 Radiation effects
2.4.1 Radiation hardening
When ionizing radiation hits an electronic device, its behaviour may change temporarily or per-
manently. These deviations may lead to small errors, such as a bit change in a digital circuit, or
a catastrophic failure. The effects depend on the device type and robustness, pulse duration and
intensity.
Radiation hardening techniques have been employed since the beginning of space exploration
and have been perfected since then, alongside with the knowledge accumulated in the field of
radiation and its effects. Nuclear power plants, particle accelerators, nuclear medicine equipments
also need radiation hardened electronic equipment, since the employment of reliable electronic
devices is crucial and the frequent replacement of parts due to radiation damage is not viable or
affordable.
However, radiation effects are not present only in this type of specialised facilities or in outer
space. On Earth’s surface, electronic devices are also affected by radiation, but the effects are
not as severe or as intense. With the rising number of solid state electronic devices and the in-
creasing electronic systems’ dependency of modern societies, these effects still can lead to critical
safety situations, as it is the case with malfunctioning automotive electronics, medical equipment,
cities pumping water systems or air traffic control, among others. The use of radiation hardened
technologies have thus become more common.
2.4.1.1 Total ionizing dose effects
Incident radiation excites electrons in the valence band, creating electron-hole pairs. In the pres-
ence of an electric field, the electrons are readily swept away because their mobility in silicon is
greater than the hole mobility. Thus, these charges drift in the material until they are recombined
or trapped. In the gate oxide layer of MOS devices, the electron-hole pairs are rapidly separated
when an electric field is applied. The electrons quickly drift away, while the slower holes became
trapped, as they flow by, in the crystalline gaps of the oxide structure. The interface between the
channel and oxide region also constitutes a trap site for holes. These traps induce a charge build
up that changes the behaviour of the MOS device.
Trapped charges may shift the threshold voltages of MOS devices. In digital electronic circuits
this originates high leakage currents and affect the device operation timing. It either may result
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in a deficient control or total inability to shut-off the source-drain current and increase the device
power consumption. Linear electronic circuits can also be affected since input bias current, offset,
and drift as well as voltage offset and drift will change. Bias and quiescent currents equally
increase over time [6]. This phenomenon is known as total ionizing dose (TID) and its effects are
cumulative and normally become more evident with time.
2.4.1.2 Displacement damage
If enough energy is transferred to an atom, it can be freed from its lattice site to an interstitial site,
creating a shallow level trap in the material. Deep level traps can act as generation, recombination
or trapping centres which can decrease the minority carriers lifetime, increase the thermal gen-
eration rate of electron-hole pairs and reduce the mobility of carriers. Displacement damage is a
concern primarily for minority carriers, such as bipolar transistors, and optoelectronic devices. It
has little importance in MOS devices [24]. Similarly to TID, displacement damage is cumulative
and its effects normally become more evident over time.
2.4.1.3 Single event effects
A single-event effect (SEE) can be generated trough several mechanisms, but usually occurs when
a charged particle travels through the device and ionizes the device material, losing energy in
the process. SEE can be destructive, resulting in catastrophic device failure, or non-destructive,
resulting in data loss and/or device control loss [6].
The errors caused by SEE can be classified as soft or hard errors. A soft error is not destructive
and can be corrected by reprogramming the circuit, resetting it into its correct logic state or by
restarting an algorithm. Hard errors cannot be corrected by reprogramming and can cause physical
damage in the circuit [24].
SEE can have repercussions in long term, but usually its effects are sensed right way. The
most common SEE are the following [6]:
Single-Event Upset Single-Event Upsets (SEU) occur when a high-energy heavy ion strikes a
circuit, changing the state of a bistable element, such as a flip-flop or a memory cell, causing false
information to be stored. SEU effects are non-destructive and cause soft errors, since the situation
can be reverted by rewriting the effected element.
Single-Event Transients Single-event transients (SET) are caused by a nearby passage of a
charged particle that may momentarily change the voltage drop in a circuit node, causing a current
transient in a integrated circuit. SET do not physically damage the circuit, but can corrupt data.
Since they are often of a transient nature, they can just be handled as a noise source during data
processing.
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Single-Event Functional Interrupt Single-event functional interrupts (SEFI) are usually caused
by a particle strike. The effects are not destructive but can produce data, control or functional-
interrupt errors that require complex or extreme recovery actions, such as system wide reboot.
Single-Event Latch-Up In 4-layer structures, such as CMOS ICs, a parasitic element commonly
known as a silicon-controlled rectifier (SRC) is present. Due to a single-particle energy deposition
in the base region, the current flowing in this element may become very large. This phenomenon
induced by a single charged particle is referred as a single-event latch-up (SELU). This event can
cause permanent damage to the device or IC.
Single-Event Burnout and Single-Event Gate Rupture Single-event burnout (SEB) and single-
event gate rupture (SEGR) are more concerning in power devices. In SEB a charged particle strike
may induce high current flow in the parasitic npn bipolar structure of the vertical power MOS-
FETs, with the risk of permanently damaging the device. SEGR occur when incident particles
produce charge build up in the gate dielectric around the gate of a power MOSFET, forming a
conduction path in the gate oxide. Both SEB and SEGR originate hard errors since they can-
not be corrected by reprogramming and have physically damaging consequences, sometimes on a
catastrophic level.
2.4.2 Radiation hardening techniques
Radiation hardening by design (RHBD) has grown in popularity among designers over the years.
The techniques that can be employed to mitigate radiation effects are the following:
Shielding One way of protecting the circuit from ionizing radiation is by enclosing it, or sections
of it, in tantalum or tungsten. However, shielding increases the weight of the device. The reduction
of electron impact on low-energy proton dose is very effective, but the rate of SEEs caused by high-
energy cosmic rays is not reduced. Moreover, thick shielding can increase the SEE rate, due to the
creation of multiple secondary particles which are a result of the interactions between the cosmic
rays and the shield material [6].
Derating System operation (or only some system components) below the nominal point of oper-
ation. During irradiation, if some parameters change, such as current magnitude or voltage swings,
the system may still function within normal standards.
Redundancy The system, or sections of the system, are replicated and function in parallel. If
one element fails, the others ensure the continuous operation. Usually there is some kind of voting
mechanism that decides the course of action to take at any given instant.
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Conservative Design Thinner oxides with smaller volumes and lower defect densities collect
less charge. Thus, smaller geometries are more resilient to TID. However, other issues remain. At
the MOSFET channel’s edge, near the gate region boundary, two parasitic transistors are formed
in parallel. In normal conditions, they are strongly cut-off and do not affect the device operation.
But when irradiated, parasitic devices frequently have significant threshold voltage shifts. In both
types, the threshold voltage decreases, which means that in the NMOS VT becomes smaller and
falls within the normal operating voltage of the device and in the PMOS VT also becomes smaller,
but increases in magnitude. Thus, the parasitic devices only contribute to excess leakage in the
NMOS transistors. This issue can be bypassed by turning the transistor channel back around
itself. The annular device structure, where the gate and the edge of the channel enclose the drain,
eliminates the edge leakage path. The layout of a regular device and of an annular device is shown
in figure 2.20, together with the respective responses to a certain dose of radiation.
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scaled down. Fortunately, measurements on modern 
parts show that SEGR sensitivity has decreased instead. 
Improved oxide purity required to build thinner layers 
with high yield has essentially increased gate breakdown 
voltage so that SEGR is not yet a major issue for small-
feature-size MOS technology.
Radiation-HaRdened By deSign deviceS
Radiation Response of modern commercial cmoS transistors
The commercial electronic market is largely CMOS 
in nature. As market forces drive manufacturers toward 
CMOS processes with ever-decreasing size and area, 
the density of the complex electronic components is 
increased. However, the push for greater density and 
speed also has resulted in thinner gate oxides of greater 
purity than previous generations. This change results in 
smaller volumes with lower def ct densities that collect 
less charge. A direct consequence is a negligible thresh-
old voltage shift in the CMOS transistor in processes 
with gate lengths ≤0.5 µm. Although the issue of thresh-
old voltage shift is not significant, there are still signifi-
cant leakage currents that adversely affect the operation 
of both digital and analog circuits.
Two parasitic transistors are formed in parallel with 
the channel of a modern MOS transistor. These parasitic 
devices are formed at the edge of the transistor chan-
nel where the gate region extends beyond the channel 
boundary. Doping implants during device manufactur-
ing and oxide layer thickness cause the parasitic device 
to have threshold voltages that exceed the maximum 
voltage rating of the process. For example, in a 0.5-µm 
CMOS process, the threshold of the parasitic device is 
>15 V, and the maximum operating voltage of the pro-
cess will be 5 V. Prior to any total dose, the parasitic 
devices are strongly cut off and do not affect normal 
transistor operation.
However, the parasitic device thick oxide provides 
a large volume for charge collection. The thick oxide 
also has more defects and greater potential for charge-
trap sites. These two conditions result in an oxide that is 
an excellent collector for stray holes and, thus, not very 
radiation tolerant. Parasitic devices frequently experi-
ence significant threshold voltage shift after moderate 
radiation exposure. For n-type MOS devices, the thresh-
old may easily be reduced to a level that falls within the 
normal operating voltage of the device. This threshold 
shift can be large enough to result in an offset in the cur-
rent under all bias conditions. p-type MOS devices also 
experience a large threshold voltage shift. However, the 
accumulation of holes causes the threshold of the p-type 
MOS devices to become more negative. Therefore, the 
magnitude of the threshold actually increases, and the 
parasitic devices along a p-type MOS channel do not 
contribute excess leakage.
enclosed drain devices
Because the dominant cause of radiation-induced 
leakage is at the parasitic transistors at the edge of the 
device, minimizing these devices would result in a more 
total-dose-tolerant transistor. Minimization can be 
accomplished by turning the transistor channel back 
around itself, resulting in an annular device structure 
where the gate and the edge of the channel enclose 
the drain, thus eliminating the edge leakage path. This 
method, referred to as a reentrant drain topology, has 
very good radiation performance. Figure 9 plots data 
from a normally structured and an annular device man-
ufactured on the same chip. It can be easily seen that the 
annular device shows little change at 100 krad of total 
dose exposure.
Although the radiation response can be improved by 
use of the annular device layout style, the method does 
come with some penalties. The most obvious penalty for 
using th  e ntrant design i  ar a. The minimum siz  
of the reentrant device is two to three times the area 
of the minimum-size transistor. The annular device 
also has much larg r gate capacitance and greater drive 
strength, resulting in increased power consumption for 
some designs.
The decision to use an annular geometry device pres-
ents a number of modeling issues for the transistor-level 
designer. Every MOS transistor model in standard circuit 
simulators assumes that the transistor channel will be 
rectangular with some defined width and length. With 
the reentrant design, the width along the inside of the 
gate is smaller than the width along the outside of the 
gate. Furthermore, the width differential changes with 
the choice of channel length. For a given drawn chan-
nel length, an effective gate width must be determined. 
There have been a number of solutions proposed to this 
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Figure 9. Drain current as a function of gate-source voltage for 
straight and annular n-channel MOSFETs. By enclosing the drain, 
we can eliminate the increase in leakage current attributable to 
the parasitic edge transistor.
Figure 2.20: Drain curren s a function of gat -source voltage for st aight and annular n-channel
MOSFETs [6].
The layout shown is one possible solution that provides radiation hardening features, which
has some drawbacks, such as larger area, larger gate capacitance and greater drive strength. There
are other layout solutions which are a variant of the one shown or approach the problem in a
completely different way. These layout solutions can be used alone or be combined with other
approaches to reinforce the radiation hardening features, such as the employment of guard rings
to reduce or eliminate the latch-up sensitivity.
2.4.3 Capacitors
When a capacitor is subjected to radiation, the main cause of capacitance change is due to a varia-
tion in the inter-electrode spacing, induced by swelling of the structural materials. This change is
more evident in capacitors built with organic materials. The changes in the dielectric constant of
a capacitor’s dielectric are limited or absent. The inside and surrounding air ionization, dielectric
and filler material degradation and temperature increase, all due to incident radiation, may increase
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the insulation resistance. Some types of capacitors, such as glass, mica and ceramic, display high
insulation resistances and low dissipation factors. Other types, such as electrolytic and paper, ex-
hibit low insulation resistances and high dissipation factors. So, the changes in the capacitance
value and insulation resistance are considered first-order effects and changes in the capacitor’s
structure and dielectric constant are considered second-order effects, specially in capacitors made
of inorganic dielectrics. A summary of radiation effects in different capacitor types is shown in
figure 2.21.
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If the  capacitors  are going to  be  used  in a system  that  will  operate  in 
a nuclear  or  space  environment,  then  temporary  changes  that  occur  during 
irradiation will be of interest .  In general, the temporary capacitance change 
will be larger and more positive than the permanent change. This also seems 
to  be  the  case  for  the  dissipation  factor,  while  the  temporary  leakage  resis- 
tance  may  decrease  by  several   orders   of   magni tude.   I t   must   be  remembered,  
however,  that  the  temporary  effects  are  largely  dependent on the f l u x  ra te ,  
and  the  permanent  effects  are  mainly  the  result  of total  exposure.  More 
specific information concerning the various types of capacitors,   as  classified 
by dielectric material, is presented  in  the  following  sections. 
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Figure 2.21: Relative radiation sensitivity of capacitors [7].
The permanent effects are a result of TID. The temporary changes that can occur due to irra-
diation induce capacit ce changes that will be larger than the ones resulting from a permanent
change. Thus, when a capacitor is employed in a nuclear or space environ ent, it is important to
consider both temporary and permanent changes in the capacitor [7].
2.5 Radiation hardened converters
The effects of radiation depend on the converter topology, but parameters such as efficiency, con-
verter output voltage, step response, loop gain frequency response or phase margin may be af-
fected.
If the converter has a closed-loop regulation, the control part is also susceptible to radiation
effects. In a fully analogue integrated PWM control composed by an amplifier, a comparator
and a voltage reference, the most sensitive part is the internal voltage reference. A deviation in
the voltage reference value may cause an unexpected operation. Also, some components, such
as the comparator, may continue to operate after degradation due to radiation damage, but once
the converter is powered down, they prevent a system restart and the converter ceases to function
permanently [10].
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If the control has a digital section, such as bistable elements or memory cells, their operation
is likely to be affected by SEE, specially SEU, SET and SEFI. Eventually, they will also suffer
from degradation due to TID.
For the off-chip capacitors, as it was seen in subsection 2.4.3, the dielectric material poses an
important factor for the radiation hardness. The employment of glass capacitor is a good solution,
since they have a reasonable radiation tolerance. But other capacitors with different dielectric
materials, like mica or ceramic, can also be used.
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Chapter 3
Theoretical Analysis
3.1 Series-parallel step-up DC-DC switched capacitor converter
A possible configuration for a series-parallel step-up DC-DC switched capacitor converter is
shown in figure 3.1.
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Figure 3.1: Series-parallel step-up DC-DC switched capacitor converter circuit.
In order to step the output voltage, the capacitors labelled Ck|k∈[1,n], also known as flying
capacitors, are separated from the output and charged in parallel. Next, they are connected again
with the output and discharged in series with the input. Before proceeding with the analysis of the
converter, the following assumptions were made:
• n∈ N represents the total number of flying capacitors in the circuit;
• The switches S1,i|i∈[1;2n] and S2, j| j∈[1,n+1] do not conduct simultaneously: when one set turns
on, the other must turn or be already turned off;
• The switching frequency and the switching period are represented by fs and Ts respectively;
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• The duty-cycle is the switching period percentage that a given switch is on. The duty-cycle
of the switches S1,i and S2, j is represented by Dφ1 and Dφ2 respectively, where Dφ1 and
Dφ2 ∈ [0,1];
• Two different time concepts must be kept in mind. One, which will be called the operation
time (to), is set to zero when the converter begins to operate and ends when mTs s are reached,
where m∈ N is the number of operation cycles. Therefore, to ∈ [0,mTs]. And then, there is
the relative time (tr1 and tr2), which is set to zero whenever a switch turns on or off.
• The switches S1,i are on during tr1 ∈ [0,Dφ1Ts[, where ∆tr1 = Dφ1Ts. The switches S2, j are
on during tr2 ∈ [0,Dφ2Ts[, where ∆tr2 = Dφ2Ts;
• Since the switches set S1,i and S2, j cannot be both on at the same time,
∆tr1+∆tr2 ≤ Ts (3.1)
which also implies
Dφ1 +Dφ2 ≤ 1 (3.2)
3.1.1 Operation principles
During each switching cycle there are two operation stages. The first one occurs when the switches
S1,i are on. The flying capacitors are rearranged as shown in figure 3.2 and are charged in parallel
with the input. The second stage occurs when the switches S2, j are on. The flying capacitors
become rearranged in series with each other, the input, the output and discharge the stored energy,
as shown in figure 3.3. Their combined voltage, plus the input voltage allow the output voltage to
be stepped.
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Figure 3.2: Equivalent circuit during stage 1 with ideal switches.
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Figure 3.3: Equivalent circuit during stage 2 with ideal switches.
Ideally, the voltage conversion ratio is given by equation 3.3.
Vo
Vi
= n+1 (3.3)
However, the steady state value of the output voltage, as it will be seen in subsection 3.1.3, is
restricted by the fs-nC relationship, the on-resistance of the switches, the duty-cycle and the load
capacitor (CL) and resistance (RL) values.
In CMOS technology, the switches are in fact MOSFETs. The deduction of the system model
considering the actual MOSFETs can be very difficult, very time consuming and the unknown
variables involved are so many that the model actually loses its usefulness. In the triode region,
the MOSFET can be modelled as a voltage controlled resistor. So, that was the model chosen
for the switches. In reality, the MOSFET resistance is not constant throughout the triode region
operation, but in this analysis it will be assumed constant and corresponding to the maximum
on-resistance of the semiconductor device. When the switches are off, hence the MOSFETs are
not conducting, the resistance is considered infinite. Therefore, figures 3.2 and 3.3 are equivalent
to 3.4 and 3.5 respectively.
3.1.2 Output and flying capacitors voltage
In figure 3.4 it is assumed that not all the switches have the same on-resistance. For the branches
containing capacitors C1 through Cn−1, each switch has an on-resistance equal to rS12 and the re-
maining switches have an on-resistance of rS1.
In the beginning of this study it was assumed that it was simpler to consider all the switches
with the same on-resistance, but that approach led to the deduction of two different voltage expres-
sions: vCn−1(t) and vCn(t), since different currents flow in the branches containing the capacitors.
Besides, with this configuration, the number of poles in the circuit is two instead of one, which
leads to longer and more complicated mathematical expressions. In addition, during stage two,
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Figure 3.4: Equivalent circuit during stage 1 with non-ideal switches.
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Figure 3.5: Equivalent circuit during stage 2 with non-ideal switches.
when the flying capacitors are in series, considering an ideal situation where there is no load, the
steady state output voltage is given by Vi+ vCn−1(0
−)(n− 1)+ vCn(0−) instead of Vi+ nvCn(0−),
which defeats the one of the main purposes of the circuit.
Since the switch resistance is a design parameter, with this approach, where two different on-
resistances are considered, all capacitors are charged with the same current iC(t) and, therefore,
all of them have the same voltage drop vC(t).
During a given switching period k∈ [0;m] where m ∈ N, and considering that Dφ1,k and Dφ2,k
are the duty-cycles of the switches involved in stage 1 and 2 respectively, the output and flying
capacitors voltages are given by
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Stage 1: [(k−1)Ts;(k−1)Ts+DkTs[
vo1k(tr1) = vo1k(0
−)e−tr1p2 (3.4)
vC1k(tr1) = vC1k(0
−)e−tr1p1 +Vi(1− e−tr1p1) (3.5)
for 0≤ tr1 < Dφ1,kTs.
During stage 2: [(k−1)Ts+(1−Dφ2,k)Ts;kTs[
vo2k(tr2) =K1
[
(etr2p3− etr2p4)(Vi+nvC2k(0−))+(H1etr2p3−H2etr2p4)vo2k(0−)
]
(3.6)
vC2k(tr2) =K2[M1nvCk(0
−)− (M2+M3etr2p3−M4etr2p4)(Vi+nvC2k(0−))
− (M5+M6etr2p3−M7etr2p4)vo2k(0−)] (3.7)
for 0≤ tr2 < Dφ2,kTs, where
G1 =
nCL
C
K1 =
1
G1G3
p3− p4
G2 =
1
RLCL
K2 =
1
G1
n(p3− p4)
G3 =
(n+1)
n
rS2C
H1 = G1(G3p3+1)
H2 = G1(G3p4+1)
M1 = G3(p3− p4) M5 = p3− p4p3p4
M2 =
p3− p4
p3p4
G2 M6 =
1
p3
G1(G2+ p3+G3p23+G2G3p3)
M3 =
G2+ p3
p3
M7 =
1
p4
G1(G2+ p4+G3p24+G2G3p4)
M4 =
G2+ p4
p4
p1 =
1
(n+1)rS1C
p2 =
1
RLCL
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p3,4 =
1
2
−G1G2G3+G1+1
G1G3
±
√(
G1G2G3+G1+1
G1G3
)2
−4G2
G3

For a detailed description about the deduction of equations 3.4 to 3.7 see appendix B. For m
cycles, the output and flying capacitors voltage is given by
vo(to) =

vo11(tr1) for 0≤ tr1 < Dφ1,1Ts and 0≤ to < Dφ1,1Ts
vo21(tr2) for 0≤ tr2 < Dφ2,1Ts and (1−Dφ2,1)Ts ≤ to < Ts
...
vo1k(tr1) for 0≤ tr1 < Dφ1,kTs and (k−1)Ts ≤ to < (k−1)Ts+Dφ1,kTs
vo2k(tr2) for 0≤ tr2 < Dφ2,kTs and (k−1)Ts+(1−Dφ2,k)Ts ≤ to < kTs
...
vo1m(tr1) for 0≤ tr1 < Dφ2,mTs and (m−1)Ts ≤ to < (m−1)Ts+Dφ1,mTs
vo2m(tr2) for 0≤ tr2 < Dφ2,mTs and (m−1)Ts+(1−Dφ2,m)Ts ≤ to < mTs
(3.8)
vC(to) =

vC11(tr1) for 0≤ tr1 < Dφ1,1Ts and 0≤ to < Dφ1,1Ts
vC21(tr2) for 0≤ tr2 < Dφ2,1Ts and (1−Dφ2,1)Ts ≤ to < Ts
...
vC1k(tr1) for 0≤ tr1 < Dφ1,kTs and (k−1)Ts ≤ to < (k−1)Ts+Dφ1,kTs
vC2k(tr2) for 0≤ tr2 < Dφ2,kTs and (k−1)Ts+(1−Dφ2,k)Ts ≤ to < kTs
...
vC1m(tr1) for 0≤ tr1 < Dφ2,mTs and (m−1)Ts ≤ to < (m−1)Ts+Dφ1,mTs
vC2m(tr2) for 0≤ tr2 < Dφ2,mTs and (m−1)Ts+(1−Dφ2,m)Ts ≤ to < mTs
(3.9)
3.1.2.1 Maximum and minimum flying capacitors voltage values
Analysing circuit from figure 3.4, the following equation can be drawn:
vC(t) =Vi−nrS1 ddt vC(t)− rS1
d
dt
vC(t) =Vi− (n+1)rS1 ddt vC(t) (3.10)
When the capacitors are fully charged, no current flows trough the switches, since vC(t) =
VCmax = constant and therefore
d
dt vC(t) = 0. Hence,
VCmax =Vi (3.11)
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Analysing the circuit from figure 3.5, the following equation can be drawn:
Vi+(n+1)rS2
d
dt
vC(t)+nvC(t) = vo(t) (3.12)
When the capacitors are fully discharged, no current flows trough the resistors, since vC(t) =
VCmin and therefore
d
dt vC(t) = 0. Assuming that when the flying capacitors discharge, the output
has a constant value of vo(t) = Vo, the flying capacitors minimum voltage is given by equation
3.13.
VCmin =
Vo−Vi
n
(3.13)
So, even if the flying capacitors fully discharge, their voltage drop vC(t) is only zero when
Vi =Vo. During the steady state they have always a positive value.
3.1.2.2 Flying capacitors charging and discharging considerations
If a flying capacitor has time to fully charge and discharge, there are essentially two possible
voltage waveforms, which are represented in figures 3.6 and 3.7.
0
Vi
TsDΦ1,max TsDΦ2,min
Figure 3.6: Flying capacitors advisable and
most desirable charging and discharging wave-
form.
0
Vi
Figure 3.7: Flying capacitors inadvisable and
avoided charging and discharging waveform.
Dφ1,max and Dφ2,min correspond to the maximum and minimum duty-cycle values of φ1 and φ2
respectively, which allow the flying capacitors to charge from 0 to Vi and fully discharge.
If the capacitors are charged in the way shown in 3.7, since the voltage variation occurs very
fast, large currents may be generated during the charging process, which can be very harmful to
the circuit. By charging and discharging the capacitors as shown figure in 3.6, there is a smoother
transition between voltage levels, and the rush currents will have a much smaller magnitude.
Also, this method allows a more precise control of the energy transfer between the input and
output, since vC(t) and vo(t) become dependent of Dφ1 and/or Dφ2 .
For instance, by manipulating Dφ1 , it is possible to directly control the flying capacitors charge-
up voltage, as shown in figure 3.8. From this figure, it is clear that a lower Dφ1 corresponds to
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vC(Dφ1Ts) = Va < Vi, showing that increasing or lowering Dφ1 influences the charge-up value of
vC(t) and allows the output voltage regulation.
0
Vi
Va
TsDϕ1 TsDϕ2,min
Figure 3.8: Flying capacitors voltage waveform
for Dφ1 < Dφ1,max.
0
Vi
Vb
TsDϕ1,max TsDϕ2
Figure 3.9: Flying capacitors voltage waveform
for Dφ2 < Dφ2,min.
By increasing Dφ2 , the capacitors are no longer able to fully discharge. The amount of charge
transferred from the input to the output can be controlled, since at the end of Ts, the flying capac-
itors will have a different voltage drop, vC(Ts) = Vb > 0, as shown in figure 3.9. This way, the
output voltage can be controlled by manipulating either Dφ1 , Dφ2 or by an eventual combination
of the two, but always keeping in mind the restrictions imposed by equations 3.1 and 3.2. All
depends on the designer’s option and the chosen control method.
3.1.3 Voltage conversion ratio
Considering RL→ ∞, then
G2 =
1
RLCL
→ 0 (3.14)
p3 =
1
2
−G1G2G3+G1+1
G1G3
+
√(
G1G2G3+G1+1
G1G3
)2
−4G2
G3
→ 0 (3.15)
p4 =
1
2
−G1G2G3+G1+1
G1G3
+
√(
G1G2G3+G1+1
G1G3
)2
−4G2
G3
→−G1+1
G1G3
(3.16)
H1 = G1(G3p3+1)→ G1 (3.17)
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K1 =
1
G1G3
p3− p4 → G1+1 =
nCL
C
+1 =
nCL+C
C
(3.18)
With these assumptions, the output voltage during stage 2 can be approximated by equation
3.19.
vo(t)w
nCL+C
C
[
(1− et p4)(Vi+nvC(0−))+(G1−H2et p4)vo(0−)
]
(3.19)
The previous expression contains exponential elements. The only way to eliminate them is
neglecting the load capacitor. Considering that CL→ 0
G1 =
nCL
C
→ 0 (3.20)
p4→−G1+1G1G3 → ∞ (3.21)
K1→ nCLC +1→ 1 (3.22)
Thus, the output voltage can be approximated by equation 3.23.
vo(t)wVi+nvC(0−) (3.23)
Considering that during stage 1 the flying capacitors are allowed to charge to their maximum
voltage which is vC(0−) = Vi, the output voltage ceases to be a function of time and becomes a
constant which is only dependent of the DC input voltage magnitude and the number of flying
capacitors.
Vo = (n+1)Vi (3.24)
Which means that the voltage conversion ratio is given by
Vo
Vi
= n+1 (3.25)
As it can be seen from the previous deduction, this voltage ratio is ideal. A number of assump-
tions and simplifications were made. Summarizing, the voltage ratio described in equation 3.25 is
only valid when:
• vC(0−) =Vi;
• RL→ ∞;
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• CL→ 0.
In reality, since by design the CL capacitor cannot be eliminated when no load is present and
usually, despite the fact that the converter can and may operate with no load, the converter is
generally designed for a specific purpose, for a certain operating point where a certain load value
is expected. So, equation 3.25 represents the maximum conversion ratio of the converter. The real
conversion ratio is limited by the load capacitor and resistor values, switch on-resistance, flying
capacitors value and number, the duty-cycle and by the fs-nC relationship, as it will be shown in
the next subsection.
3.1.3.1 Ideal vs real voltage conversion ratio
The following plots were made with the open source software Scilab. The used functions and the
main program source code can be found in appendix C. The values used to perform each plot ( fs,
Dφ1 , Dφ2 , m,Vi, n,C, rS1, rS2,CL and RL) were chosen in order to exemplify clearly every situation.
The developed computational program only contemplates an open-loop control. Therefore, in each
example, the duty-cycle of the switches is assumed constant.
In the previous section, based on the mathematical model of the converter, a series of sim-
plifications and assumptions were made in order to obtain the ideal voltage conversion ratio of a
typical series-parallel switched capacitor step-up DC-DC converter. It was stated that the voltage
conversion ratio was VoVi = n+ 1 when no load (both RL and CL) are present in the circuit and the
flying capacitors are allowed to charge from 0 toVi in Dφ1Ts s. In the present subsection the reverse
process is applied. The analysis will begin with no load. Gradually, the components will be added
and the effects on the output response properly analysed. Unless stated otherwise, the used values
are indicated in table 3.1.
Table 3.1: Main values used to perform the output and flying capacitors voltage plots.
fs 10 MHz
Vi 1 V
Dφ1 50 %
Dφ2 50 %
n 2
C 20 nF
rS1 0.15 Ω
rS2 0.25 Ω
RL 50 kΩ
CL 1 fF
In figure 3.10 both the output and flying capacitors voltage when RL ' ∞ and CL ' 0 are
represented. A converter operating in these conditions would show a mean output voltage given
by
Vo = (n+1)Vi = (2+1)×1 = 3V
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The values listed forCL and RL are not actually 0 or∞, since these values turn the computations
unfeasible, but if they are large or small enough relatively to the other component values, they can
be assumed to be very close to 0 or ∞.
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Figure 3.10: vo(t) and vC(t) waveforms with no CL and RL present at the output.
From figure 3.10, it can be seen that the output voltage does not remain constant during the
operation of the converter. In fact, when the output is disconnected from the source, the output
voltage drops to 0 V. Thus, the actual mean value is 1.5 V and not 3 V. To achieve the mean
value of 3 V during steady state, the duty-cycle would have to be large in the first cycle, since the
flying capacitors need time to charge at least once, and 0 in the remaining ones. But, in reality, a
converter which only assures the desired output voltage if no load current is supplied is not very
useful. Maintaining all the other parameters and introducing a finite load resistor of 50 Ω in the
circuit generates a response depicted in figure 3.11.
The issues shown in figure 3.10 remain. When the output is disconnected from the source the
output voltage drops to 0 V which drives the actual output mean value well below 3 V. Besides,
the addition of a load resistance lowered the peak output voltage and the ideal voltage is now never
reached, making the mean value lower than 1.5 V.
To maintain a constant output value during the steady state, even when the output is discon-
nected from the source, a load capacitor is usually employed. To begin the analysis of the CL
influence, the load resistor was considered again absent and CL = 100 nF. The results are depicted
in figure 3.12.
From this figure, it can be seen that the output voltage reaches 3 V, but it takes some time
because the load capacitor has to be charged. From the vo(t) transient time it can be seen that
capacitor CL is charged with a time constant of ' 1 µs, corresponding to charging through a
resistance of 10 Ω. This result is coherent with the well known behaviour of the switched capacitor
circuits based on the fact that a capacitor C switched at a frequency f=1/T, is equivalent to a resistor
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Figure 3.11: vo(t) and vC(t) waveforms with RL = 50 Ω and no CL present at the output.
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Figure 3.12: vo(t) and vC(t) waveforms with CL = 100 nF and no RL present at the output.
of value T/C. It is of notice that in the discharging period, the two capacitors are in series, and thus,
present a value of 10 nF. Maintaining all the other parameters and introducing again load resistor
of 50 Ω in the circuit generates the response shown in figure 3.13.
The load resistor has a significant influence in the voltage conversion ratio. From figure 3.11 it
is clear that the load resistor lowers the output voltage. Even if the output voltage did not drop to
o V when the load is disconnected from the source and assuming that during that time it somehow
remained constant, the mean value should be around 2.7 V. However, when the load resistor is put
in parallel with a capacitor, the mean voltage dropped to 2.5 V. The load capacitor is not a critical
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Figure 3.13: vo(t) and vC(t) waveforms for RL = 50 Ω and CL = 100 nF.
functional element. It was shown that the converter is fully capable of stepping the input voltage
without it. When employed in the load alone it has no significant effect in the mean output value.
Some authors omit CL from their equations to simplify the analysis, but, besides establishing the
output voltage ripple and influencing the response time, also influences the steady state mean value
of the output voltage when employed in parallel with a resistive load. Thus, its inclusion in the
model of the converter is important
With the inclusion of a load capacitor, another factor has to be taken into account. Since
the capacitor has to be supplied with a certain amount of charge every period, the input needs
to have the capability of providing enough energy to achieve and maintain the desired output
voltage mean value. For a given CL, the relation between the flying capacitors number and size
and the switching frequency, influences the converter energy transfer capabilities. For instance, by
reducing the capacitance of C to 10 nF, the converter response is given by figure 3.14.
By lowering C, the input ceases to have the ability to transfer the necessary amount of energy
required by the output to successfully step the voltage. If the load resistor was absent, it could
take some time, but the load capacitor would eventually charge, since there were no dissipative
elements attached to it. This can be seen in figure 3.15 where no RL was considered and was used
C = 1 nF.
So, why, if employed separately, the converter reaches 3 V during steady state, and it does
not when RL and CL are employed in parallel? When stage 1 takes place, CL is no longer able
to preserve its own charge since some energy is discharged trough RL. Since the load capacitor
experiences charge losses during this stage, when stage 2 occurs, the flying capacitors need to have
the ability to restore the amount of charge lost during stage 1 and simultaneously provide some
energy to RL in order to keep a constant load current flowing. If the CL rate of charge is smaller
than the rate of discharge, the output may never reach the desired value.
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Figure 3.14: vo(t) and vC(t) waveforms for RL = 50 Ω, CL = 100 nF and C = 10 nF.
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Figure 3.15: vo(t) and vC(t) waveforms forCL = 100 nF, C = 1 nF and no RL present at the output.
One way of increasing the energy provided by the input is raising the value of the flying
capacitors to C = 1000 nF = 1 µF. But to allow the flying capacitors to fully charge and discharge
it is necessary to lower the switches on-resistance to rS1 = 0.002 Ω and rS1 = 0.04 Ω. The results
are shown in figure 3.16.
From this figure it is clear that the mean output voltage value is very near 3 V during the
steady state. But to achieve such results, C has to be 50 times larger and the value of the switches
on-resistance has to be much smaller. Until now, the theoretical analysis has mainly addressed
the voltage drops in the circuit, but the study of the current flow, specially the current magnitudes,
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Figure 3.16: vo(t) and vC(t) waveforms for RL = 50 Ω, CL = 100 nF and C = 1 µF.
is an important subject. And the size of some system components have a great influence in the
current value. This subject will be approached later, but is important to keep in mind that there are
several advantages if the value of the on-resistance is maximized. Another way to achieve the 3
V maintaining C = 20 nF is by increasing the switching frequency. This way the flying capacitors
discharge energy more often and the load itself has less time to discharge when disconnected from
the source. However, since an increase in frequency also implies a decrease in the switching
period, the flying capacitors will have less time to charge and, therefore achieves the same voltage
in less time. The value of the switches on-resistance would also have to be lowered.
A different (illustrative) solution is increasing the flying capacitors number to n=3 maintaining
C = 20 nF, CL = 100 nF, RL = 50 Ω and rS2 = 0.25 Ω. It only requires adjusting the switch on-
resistance rS1 = 0.25 Ω to prevent the flying capacitors to fully charge, because now if they did
so, the output voltage would actually exceed 3 V. With these new values, the converter response is
the one depicted in figure 3.17.
In conclusion, in the previous section it was seen that several assumptions and simplifications
have to be made in order to obtain the voltage conversion ratio ViVo = n+ 1. In this subsection it
was verified, through the analysis of a series of voltage plots which covered several situations,
that those simplifications are not realistic, which makes such voltage conversion ratio ideal. It
was shown that the real voltage conversion ratio is not only dependent of n, but is also dependent
of fs, C, rS1, rS2, CL and RL. None of these elements can be assumed absent, because it is the
interaction between them that actually defines the value of the output voltage. If one of them is
deliberately ignored from the model, the results obtained are less accurate. The model described
in the beginning of the section is by itself an approximation of reality. The real model of the
converter is extremely complex and has hundreds of variables. So, further approximations, such
as suppressing CL or RL, unnecessarily increase the gap between the two models. Thus, the ideal
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Figure 3.17: vo(t) and vC(t) waveforms for RL = 50 Ω, CL = 100 nF and n = 3.
voltage conversion ratio can be used in the beginning of the converter design as a reference, but
once the circuit parameters are established, the real and ideal voltage conversion ratios cannot be
expected to match.
3.1.3.2 Duty-cycle influence in the output voltage
In the previous subsection the effects of n, fs, C, rS1, rS2, CL and RL in the output voltage were
studied, always considering that the flying capacitors were able to fully charge and discharge. In
this subsection the effects of Dφ1 and Dφ2 in the steady state output mean voltage are analysed,
considering all the other circuit variables constant.
Consider the illustrative example depicted in figure 3.18, where Dφ2 = 100 - Dφ1 . In this exam-
ple, beyond Dφ1 = 60% the steady state output voltage begins to decrease. The flying capacitors
have the same or a higher level of charge, since Dφ1 increases, but they cease to have time to
discharge, and therefore the output voltage value drops. One way of preventing this situation is
making Dφ2 constant and limiting the value of Dφ1 to Dφ1,max = 100−Dφ2 .
3.1.4 Converter design
As it was stated before, the main goal of the converter is to step the input voltage, which has a pre-
defined range of Vi ∈ [0.9;1.5] V, to an output voltage of 2.5 V. Therefore, the maximum voltage
conversion ratio is given by
Mmax =
Vo
Vimin
=
2.5
0.9
' 2.8 (3.26)
3.1 Series-parallel step-up DC-DC switched capacitor converter 43
0.0
0.5
1.0
1.5
2.0
2.5
3.0
0 10 20 30 40 50 60 70 80 90 100
D(%)
V
o(
V
)
100 90 80 70 60 50 40 30 20 10 0
Φ1Φ2
Figure 3.18: Steady state output voltage versus the duty-cycle.
Considering, as a starting point, the ideal voltage conversion ratio given by equation 3.25, the
minimum number of flying capacitors that ensures a voltage step higher than Mmax is n= 2, since
M = n+1 = 2+1 = 3
With only two capacitors, for Vi = 0.9 V the maximum output voltage is Vo = 3× 0.9 = 2.7
V which is very close to the desired output value. Considering that in real systems energy losses
occur due to non-ideal behaviour, the converter was designed with three flying capacitors instead
of two, ensuring a maximum output voltage of Vo = 4×0.9 = 3.6 V for Vi = 0.9 V, which allows
more manoeuvrability in the converter design and control.
The empirical determination of the converter parameters can be difficult and very time con-
suming. Hand calculations can be extensive and if some parameters change, which is very common
during the design process, such calculations have to be remade several times, which can also be
time consuming. So, a parameter extraction program based on the mathematical model deduced
was developed. The source code can be found in appendix C, section C.2. A flowchart is depicted
in figure 3.19.
Since the design was based on a iterative process, which can be computationally demanding
if the number of variables is too large, some of the parameters where previously established, such
as the switching frequency, maximum and minimum switch duty-cycles. The flying capacitors
voltage, switch on-resistance and load capacitors were computed.
As it was seen in subsection 3.1.3.1, if not excessively large, the load capacitor does not change
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Figure 3.19: Converter design flowchart.
the steady state output voltage. It has a more significant influence in the voltage settling time and
ripple. Therefore, in the beginning of the design, the load capacitor was set with a temporary value
ofCL0 = 500 nF. To make the design process faster, the operation in steady state was analysed and
therefore, VoInit = VoRe f . C, rS1, rS2 and CL are arrays with a given range. In the beginning of the
program, the points are at the start of the arrays and then are incremented when needed. The model
is run for all possible combinations of C, rS1, rS2 and the DC output voltage value is analysed.
Every time the resulting DC output voltage is above VoRe f and is simultaneously smaller than the
previous best (smaller) result, the current values of C, rS1, rS2 are stored. When all the elements
of the arrays are used in the model, the CL value is calculated. The process is repeated, but this
time C, rS1, rS2 are assumed constant, with the values obtained in the first part of the computation
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process and the CL array is swept. The first time that 1 % ripple is achieved, the corresponding CL
value is stored. The following values are not stored because a smaller capacitor is preferred.
The system was designed for Vi = 0.9 V, which was somewhat inconvenient but necessary,
since considerably larger capacitor and a smaller on-resistance values were attained, compared to
the ones obtained if the system was dimensioned considering the nominal input voltage. Besides,
in open-loop if the converter can reach an output voltage of 2.5 V with an input voltage of 0.9
V, it will reach higher values for larger input voltages. Therefore, in order to assure a good line
regulation, the converter has to be designed for Vi = 0.9 V. The input values used and the design
results are shown in figure 3.20.
fs = 10e6;                              // Switching frequency (Hz)
D1 = 70;                                // Duty-cycle of phi1 (%)
D2 = 30;                                // Duty-cycle of phi2 (%)
m1 = 50;                               // Number of operation cycles
Vi = 0.9;                                // Input voltage (V)
n = 3;                                    // Number of flying capacitors
VoRef = 2.5;                          // Reference output voltage (V)
IoRef =100e-3;                      // Reference output current (A)
VoRipple = 0.01*2.5;             // Desired voltage ripple
C   = 65e-9:1e-9:70e-9;        // Flying capacitors (F)
rs1 = 0.2:0.05:0.4;               // Switch on-resistance during stage 1 (ohm)
rs2 = 0.2:0.05:0.4;               // Switch on-resistance during stage 2 (ohm)
CL  = 150e-9:1e-9:200e-9;   // Load Capacitor (F)
C_best= 68.00 nF
rs1_best= 0.30 ohm
rs2_best= 0.30 ohm
CL_best= 160.00 nF
Figure 3.20: System design results.
To verify if the obtained values allow the output voltage to reach the desired value withVi= 0.9
V, a graphical plot was performed. The results are depicted in figure 3.21. The voltage is slightly
above 2.5 V, which will allow some manoeuvrability in the closed-loop regulation.
3.2 Output regulation
As it was previously seen, in order to guarantee that the flying capacitors fully discharge each
cycle, φ2 can be kept constant. Therefore, it can be generated by a square wave oscillator. To
generate the signal φ1, a possible approach is to employ a classic PWM control. The basic control
scheme is shown in figure 3.22.
The main basic operation is the following: the error between the desired voltage reference and
the output voltage is amplified (K3) and compared with a sawtooth wave. The result generates a
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Figure 3.21: Output and flying capacitor voltage plot with the computed system parameters for
Vi = 0.9 V.
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Figure 3.22: Closed-loop control scheme.
control signal with variable duty-cycle. If necessary, the error can be processed by a controller,
usually a PI controller. The error can be determined using the actual voltage values or with atten-
uated voltage values (by making K1,K2 < 1), which are usually more convenient to process.
The sawtooth wave minimum voltage is 0 V and its maximum value is given by equation 3.27
[9].
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VSTW,max =
vControl
Dφ1
(3.27)
In steady state vControl ' constant, but Dφ1 is only constant for a given Vi or Io value. If one
of them changes, a different Dφ1 is required. This phenomenon is best described by figure 3.23,
which was plotted with data from the behavioural simulations and will be described in the next
chapter. For higher Io and lower Vi a larger Dφ1 is necessary. But as Io decreases and Vi increases
the required Dφ1 value decreases. Since the duty-cycle range variation is so large it may be difficult
to achieve a good line and load regulation with this type of control.
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Figure 3.23: Dφ1 vs Vi for several Io values.
A possible solution is to employ a variable voltage sawtooth wave generator, with a peak value
depending on the input voltage. This way, it is possible to produce different duty-cycle values for
the same vcontrol . An example is depicted in figure 3.24, where the effect of the amplitude variation
in the duty-cycle value is clear.
In the beginning of the chapter it was stated that Dφ1 +Dφ2 ≤ 1, but in reality the restriction
between the control signals is given by
Dφ1 +ddt1+Dφ2 +ddt2 = 1 (3.28)
for ddt1 ≥ ddt2, where ddt1 and ddt2 are the duration of the dead time.
For a proper output regulation it is essential that the switch command signals do not overlap. If
they have simultaneously, at any given instant, a high logic signal, some sections of the converter
become short-circuited and undesirable or unpredictable behaviour may occur. So, when at a
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certain instant, both φ1 and φ2 are high, if a time delay (also called a dead time) is inserted between
the two signals, this undesirable situations can be prevented. A possible way of generating dead
time between the two signals is shown in figure 3.25 along with a time diagram.
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Figure 3.25: Dead time generator functional schematic and time diagram.
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The original signals generated by the closed-loop regulation are called φ1,0 and φ2,0, respec-
tively. φ2,0 is delayed twice and an OR operation between the original signal and the delayed signal
is performed in order to ensure a minimum dead time before and after φ2. The OR operation result,
called φ2,DT is then used to prevent φ1 from being high when φ2 is also high.
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Chapter 4
Behavioural Simulations
In order to verify if the series-parallel switched capacitor converter, as well as the proposed reg-
ulation block met the basic requirements of the project, first a series of behavioural simulations
were performed. They served as a mean of confirming if the deduced mathematical model was
correct and were also useful to have an idea of certain values, such as the switch on-resistance,
peak currents, flying capacitances magnitude, all important for later use in the design of the MOS-
FETs and other system components. The simulations were performed with Matlab R©/Simulink R©
and the main libraries used were the Simulink and the SimscapeTM library.
The converter circuit schematic used for all behavioural simulations with 3 flying capacitors
is shown in figure 4.1.
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Figure 4.1: Converter circuit schematic with 3 flying capacitors.
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4.1 Open-Loop simulations
4.1.1 Simulation with ideal switches
Since in this stage the design details are not particularly important, the simulations begun with
ideal switches. Therefore, the on-resistance and off-conductance were considered very low:
Rson = 1 pΩ (4.1)
Gso f f = 1 nΩ−1 (4.2)
The switch subsystem of the ideal behavioural simulations is shown in figure 4.2. To achieve
the desired output regulation, the green switches (S1,i|i∈[1,2n]) are controlled by the signal φ1 and
the blue switches (S2, j| j∈[1,n+1]) by the signal φ2. These signals are generated by the regulation
block. The open-loop regulation block consists of two square wave generators, as shown in figure
4.3.
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Figure 4.2: Ideal switch subsystem.
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Figure 4.3: Open-loop regulation block.
4.1.1.1 Regulation block
SQW1 generates the control signal φ1 and SQW2 generates φ2. The main parameters used in each
square wave generator block are specified in table 4.1.
Table 4.1: Open-loop square waves generators block parameters.
SQW1 SQW2
Amplitude (V) 3 3
Period (s) Ts Ts
Duty-Cycle (%) Dφ1 Dφ2
Phase Delay (s) 0
(
1− Dφ2+ddt2100
)
Ts
For this particular block, at the beginning of each period the square wave starts with the value
defined in the amplitude field and then, when the time defined by the duty-cycle is over, is set to
0 V until the end of the period. Since at the beginning of each period φ2 has an amplitude of 0 V,
SQW2 needs to have a phase delay field > 0. If not, the signals φ1 and φ2 will overlap.
It was seen in section 3.2 that Dφ1 +ddt1+Dφ2 +ddt2 = 1 and ddt1 ≥ ddt2, where ddt1 and ddt2
are the dead time duration between the control signals φ1 and φ2. The specific value of ddt2 is
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not very important, as long as it is kept larger than the simulation time step, to ensure a better
performance, and kept much smaller than the minimum duty-cycle of φ2.
4.1.1.2 Simulation results
The ideal open-loop simulations were performed with the values, chosen for practical purposes,
indicated in table 4.2 and the simulation results are shown in figure 4.4.
Table 4.2: Open-loop simulation with ideal switches: parameters.
fs (MHz) 100
C1,2,3 (nF) 50
CL (nF) 300
RL (Ω) 25
Dφ1 (%) 50
Dφ2 (%) 45
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Figure 4.4: Open-loop simulation results with ideal switches: Output voltage for Vi =
{0.9;1.2;1.5} V.
ForVi = {0.9;1.2;1.5}, the steady state values are very close to the ideal ones, which are given
by 0.9×4 = 3.6, 1.2×4 = 4.8 and 1.5×4 = 6, respectively.
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4.1.2 Simulation with more realistic switch models
In order to approximate the voltage controlled resistor model of the MOSFET, the ideal switches
were replaced by sightly more realistic models. The off-conductance remained the same as equa-
tion 4.2, but the on-resistance considered for the stage 1 and 2 switches are given by equations 4.3
and 4.4, respectively.
RSon = rS1 or
rS1
2
(4.3)
RSon = rS2 (4.4)
The simulation performed employed the same control scheme of that presented in the previous
section, but with the values determined in chapter 3, subsection 3.1.4, which are presented in table
4.3. The simulation results are shown in figure 4.5.
Table 4.3: Open-loop simulation with more realistic switches: parameters.
fs (MHz) 10
C1,2,3 (nF) 68
CL (nF) 140
RL (Ω) 25
rS1 (Ω) 0.3
rS2 (Ω) 0.3
Dφ1 (%) 68
Dφ2 (%) 30
For Vi = 0.9 V, the simulation results are very similar to the expected theoretical results de-
picted in figure 3.21. For Vi ≥ 0.9 V the steady state output voltage is always greater than 2.5 V.
Which means that with a good regulation system, the output voltage can be kept around 2.5 V.
4.1.2.1 Mathematical model validation
After converter’s mathematical model deduction described in chapter 3, it became necessary to
validate the obtained equations. So, in the next subsection two scenarios are presented, which il-
lustrate the resemblance between the simulation results and the results obtained through the math-
ematical model. The graphical plots were made with the source code presented in appendix C.
The parameters used in the first example are listed in table 4.4. The theoretical results are
shown in figure 4.6 and the simulation results in figure 4.7. The parameters used in the second
example are listed in table 4.5. The theoretical results are shown in figure 4.8 and the simulation
results in figure 4.9. In both examples the conclusions are very similar. In each case, for both flying
capacitors and output voltage, the same steady state value is achieved. The theoretical response
and settling times are also very similar to the ones obtained through simulation. Thus, the results
of the theoretical model match with a great level of accuracy the open-loop simulation results
with semi-ideal switches. Not only for the specific requirements of the current project, but also
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Figure 4.5: Open-loop simulation results with more realistic switches: Output voltage for Vi =
{0.9;1.2;1.5}.
for different scenarios, which means that the deduced model can be used to design other step-up
series-parallel switched-capacitor converters with completely different requirements.
Table 4.4: Example 1: parameters
fs (MHz) 50
Vi (V) 2
n 6
C (nF) 5
CL (nF) 20
RL (Ω) 1000
rS1 (Ω) 1
rS2 (Ω) 1
Dφ1 (%) 50
Dφ2 (%) 48
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Figure 4.6: Example 1: theoretical results.
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Figure 4.7: Example 1: simulations results.
Table 4.5: Example 2: parameters.
fs (MHz) 1
Vi (V) 0.2
n 4
C (nF) 50
CL (nF) 100
RL (Ω) 10000
rS1 (Ω) 1.5
rS2 (Ω) 1.5
Dφ1 (%) 60
Dφ2 (%) 38
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Figure 4.8: Example 2: theoretical results.
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4.2 Closed-loop simulations
After the open-loop simulations were completed, ideal closed-loop simulations were performed.
Only the results of the closed-loop simulations made with the non-ideal switches will be shown,
since the final overall results were very similar and the simulations with ideal switches will add no
other relevant information.
The main challenge was to guarantee a constant output regulation, since the input voltage
can vary by specification between 1.2±0.3 V. So, the system was designed around the minimum
input voltage. The electrical component values had to be chosen in order to ensure that the output
voltage reaches 2.5 V when the input voltage is 0.9 V, which was somewhat inconvenient, since
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considerably larger capacitor values and a smaller on-resistance were obtained, compared to the
values found if the system was designed for the nominal input voltage.
4.2.1 Regulation block
The closed-loop simulations were performed with the values indicated in table 4.6. These values,
as indicated in chapter 3 subsection 3.1.4, acquired through the parameter extraction program
based on the mathematical model of the converter, represent the maximum on-resistance and the
minimum flying capacitance that allows the output to reach a mean value of 2.5 V for the minimum
input voltage (and higher values for higher input voltages) in open-loop.
Table 4.6: Closed-loop simulations: parameters.
fs (MHz) 10
C1,2,3 (nF) 68
CL (nF) 140
RL (Ω) 25
rS1 (Ω) 0.3
rS2 (Ω) 0.3
Dφ2 (%) 30
The proposed regulation block is shown in figure 4.10. It is very similar to the regulation
scheme previously presented in figure 3.22 in chapter 3 section 3.2, where the error between the
reference voltage VoRe f and the output voltage Vo is calculated, then amplified. In this particular
case the error had to be processed by a PI controller, to attenuate the abrupt voltage swings during
the steady state. The output of the PI controller, vcontrol , is then compared with a sawtooth wave,
and the signal φ1,0 is generated. Then, it is processed by the dead time generator block, to avoid
signal overlap, and φ1 is generated. φ2 is constant and has a pre-established duty-cycle of 30 %.
The basic operation principle of the time generator block was also presented in subsection 3.2.
The implementation based on the theory previously described is shown in figure 4.11.
Once again, the value of the constants delay1 and delay2 are not particularly important, as long
as they are kept higher than the simulation time step and smaller than the minimum duty-cycle to
allow a better performance. In this simulation stage, the variable voltage sawtooth wave generator
was achieved with a simple switched RC circuit, as shown in figure 4.12.
The operation principle is very simple. When the switch S1 is on and S2 is off, the capacitor
charges through the resistor R1. When S1 is off and S2 is on, the capacitor is disconnected from
the source and discharges trough the resistor R2. The pulse generator block is responsible for
controlling the switches on duration and assuring a small dead time between the two command
signals. The main parameters used in this block are listed in table 4.7.
An output sample of the variable voltage sawtooth generator is depicted in figure 4.13.
The result shown in figure 4.13 is very similar to the one presented in the theoretical analysis
of figure 3.24 in chapter 3, section 3.2. The amplitude of the sawtooth wave changes with Vi and
for higher input voltages, the duty-cycle of φ1 decreases, as expected.
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Figure 4.10: Regulation block overview.
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Figure 4.11: Dead time generator block.
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Table 4.7: Sawtooth wave generator: parameters.
R1 (Ω) 50
R2 (Ω) 1
C (nF) 1
D (%) 5
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Figure 4.13: Variable sawtooth wave generator output example.
4.2.2 Simulation results
In order to test the regulation capability of the proposed regulation block, variable input voltage
and variable load current tests were performed. The results for the variable input voltage are shown
in figure 4.14, where Vi was stepped from 1.2 to 0.9 and then to 1.5 V in order to test the system
for the nominal input voltage and for the bounds of the remaining allowed range, approximately
maintaining a constant load current of 100 mA.
Despite of some undershoot when transitioning from 1.2 to 0.9 V and some overshoot when
stepping from 0.9 to 1.5 V, the output voltage eventually stabilizes around 2.5 V. Next, figure 4.15
shows the results of the load variation tests made for Vi = 1.2 V. The converter was submitted to
the nominal load (100 mA), then a smaller load of 10 mA, 50 % of the load and finally 150 % of
the nominal load.
This figure shows that, despite of the good regulation achieved, the output voltage ripple in-
creases with Io. Having a closer look to the time frame, it is visible that when submitted to load
variations, the output takes longer to stabilize than it would take if submitted to input voltage
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Figure 4.14: Output voltage for variable input voltage with constant load (V).
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Figure 4.15: Output voltage for Vi = 1.2 V with variable load current (V).
variations.
These evaluations where not extensive, and did not have as a main purpose to verify the limits
of the converter and the regulation block, but only to see if they met the basic requirements of the
project. From figure 4.15 it was arrived to the conclusion that the converter withstands some level
of load variations and can operate with a very low load, but when the current load increases, the
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output ripple also increases, which can be attenuated by increasing the value of CL. When line
variations occur, the output voltage has some under and overshoots, but do not appear significant
and the output voltage always converges to the reference value with the same approximate level of
ripple.
Now that it has been proven that the converter topology and the regulation block meet the basic
requirements of the project, the next step is to design the MOSFETs, capacitors and the regulation
block with more realistic models, down to the transistor level, and make a more extensive study of
the operation and limitations of these two system elements.
Chapter 5
Simulations With More Realistic
Models
The software used to perform the simulations with more realistic models was Cadence. The first
step was to extract the necessary process parameters of 0.35 µm CMOS technology to properly
design the basic system components. Replicate the behavioural simulations described in chapter 4,
substituting the ideal switches with MOSFETs. Then, gradually replace the remaining sections of
the system with more realistic models, making the necessary simulations to ensure that the system
still behaves as desired.
Some components, such as operational amplifiers, were not replaced by the transistor-level
models and were kept with the functional models. An operational amplifier model was developed,
but when inserted in the system some complications appeared, such as an undesired offset in
the output voltage of the amplifier. Thus, it was decided to keep the functional models of these
elements.
5.1 MOSFETs design
In chapter 3 subsection 3.1.4 was stated that the MOSFETs maximum on-resistance is 300 mΩ.
In chapter 2 subsection 2.2.2 was seen that in the triode region the on-resistance of a MOSFET is
given by equation 5.1.
ron =
L
W
1
kn,p(|vGS|− |VTn,p|) (5.1)
The previous equation can be rewritten as
W
L
=
1
kn,pron
1
|vGS|− |VTn,p| (5.2)
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For this converter topology, the vGS voltages of the MOSFETs are not constant throughout its
operation and change further with line variations. So, the transistors have to be designed consider-
ing the worst case scenario. Analysing equation 5.2, considering L, ron, kn,p and VTn,p constants,
it can be concluded that W increases when |vGS| decreases.
  
-      +
v A vB
vDS1 vSD2vC
M 1 M 2C
vGS1 vSG2
Figure 5.1: Node voltage analysis.
Using figure 5.1 as a reference and inspecting the converter node voltages during the triode
operation, for M1 the gate-source voltage drop is smaller for lower vA values. For instance,
vGS = vdd− (vA− vDS1) (5.3)
Ignoring the MOSFETs drain-source voltage drop, for simplicity,
vGS = vdd− vA = 3−0.9 = 2.1V and vGS = 3−1.5 = 1.5V (5.4)
For M2 a similar analysis can be done.
vSG = |vGS|= vA+ vC−0 = 0.9+ vC and vSG = |vGS|= 1.5+ vC (5.5)
For M1, the gate-source voltage drop is lower when considering vC=0 V. Thus, for the NMOS
|vGS| is minimum when Vi = 1.5 V and for the PMOS when Vi = 0.9 V, considering the flying
capacitors discharged and ignoring the influence of the MOSFETs drain-source voltage drop.
With that in mind, a computational program was developed to compute the transistors channel
width, based on an iterative process for a more precise design. Since the MOSFETs have large
dimensions, it was considered L=0.35 µm for all the transistors. The design of the converter MOS-
FETs was more careful and the process parameters for this situation were not assumed constant
for all W range, due to the on-resistance requirements. If the on-resistance of the converter MOS-
FETs is larger than the theoretical values, the flying capacitors may not charge and consequently
the output voltage may not reach the desired value.
The source code is in appendix C, section C.3 and the flowchart is presented in figure 5.2. The
basic principle behind the MOSFET design is the following: the process parameters are stored in
arrays. The program begins with a pointer in the beginning of each vector. For every kn,p/VTn,p
pair, and corresponding theoretical length W, a new length and MOSFET number is calculated,
which equivalent on-resistance is equal or very close to the desired value. The length is calculated
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with resort to equation 5.2. The number of transistors starts with 1. If the computed length is
larger than the maximum length, a new MOSFET is added in parallel. The on-resistance of each
transistor is increased and the new length value computed. When the length is smaller than the
maximum values, the error between the computed length and the theoretical length is calculated.
If the error is smaller than the previous one, the current length and number of transistors are stored.
If not, the process begins again until all kn,p/VTn,p pairs are used. The final length and MOSFET
number corresponds to the result with the smallest error.
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Figure 5.2: Converter MOSFET design flowchart.
When choosing what type of MOSFET to employ, priority was given to PMOS transistors
due to the radiation features. However, the low input voltage requirements, specially for voltages
smaller than 1 V, prevented the employment of this type of MOSFETs in certain circuit areas, since
the condition vDS > vGS−VT could not always be met. So, the MOSFETs closest to the input were
implemented with NMOS. Also, the ones with the source terminal connected to the ground were
implemented with NMOS transistors, since during conduction an approximately constant gate-
source voltage, independent of node voltage swings and only dependent of Vdd, is assured. An
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overview of the converter is shown in figure 5.3. The results of the MOSFETs design are shown
in figure 5.4.
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Figure 5.3: Converter overview after the MOSFETs design.
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Figure 5.4: Converter MOSFET design results.
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5.2 System design
The main parameters used to design the system are listed in table 5.1. Initially, a theoretical value
of CL = 160 nF, computed in chapter subsection 3.1.4, was employed. However, as expected,
the open-loop regulation was a bit challenging and some issues emerged during the closed-loop
regulation design. A solution using a PI controller was employed, but proved to be more effective
the increase of the output capacitor value. Since the output capacitor cannot be implemented on-
chip due to its large capacitance value and since the difference in size between a 160 nF and a
300 nF external capacitor is not very significant, a capacitance increase may not be a considerable
disadvantage. Besides, a larger capacitor decreases the output voltage ripple.
Table 5.1: Main system parameters.
Parameter Value units
fs 10 MHz
C1,2,3 68 nF
CL 300 nF
RL 25 Ω
5.2.1 Converter
An overview of the converter is shown in figure 5.5. The parameters of each MOSFET are depicted
in table 5.2. The flying and output capacitors have to be implemented off-chip due to their large
capacitance value.
Table 5.2: Converter MOSFET main parameters.
Switch Type W (µm) Quantity
S11 NMOS 6890 2
S12, S14 NMOS 4870 3
S13, S15 NMOS 5690 2
S16 NMOS 5690 1
S21 NMOS 6890 1
S22, S23, S24 PMOS 5700 4
The converter schematic is essentially the same as the one shown in figure 5.3, with the number
of MOSFETs indicated in table 5.2 connected in parallel. The dimensions are not exactly the same
as the ones computed and shown in figure 5.4 since the software itself rounded up the values.
white
5.2.2 Closed-loop control
The closed-loop regulation was achieved with the circuit depicted in figure 5.6. The operation
principle is the same as described in 3 subsection 3.2.
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Figure 5.5: Converter circuit schematic.
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comparator
Buffer gate
Figure 5.6: Closed-loop control schematic.
The voltage reference VoRe f was set to 300 mV. Another value could have been chosen, since
the desired output voltage is 2.5 V, R4 and R5 are given by
VoRe f =
R5
R4+R5
Vo
⇔R4 = Vo−VoRe fVoRe f R5
⇔R4 = 2.5−0.30.3 R5
⇔R4 w 7.33R5
Setting R5 = 5 kΩ results in R4 w 36.666 kΩ. At the voltage divider output, a buffer was
used in order to assure the same approximate current value in both resistors R4 and R5 and to
boost the current flowing in resistor R2. Otherwise the operational amplifier I3 would not properly
operate. This element simultaneously calculates the error between the current output voltage and
the reference voltage and amplifies it. The internal gain was set to 10M, but the gain imposed
by the external loop was adjusted manually. The gain was adjusted in order to have the desired
steady-state duty-cycle value for φ1 when Vi = 1.2 V and Io = 100 mA, that allowed the output to
reach 2.5 V with less than 1 % of voltage ripple.
As stated before, it was found easier to increase the output capacitor value to obtain a more
stable vControl signal, then employ a PI controller. Both solutions were tried. In addition to a
difficult tuning process that had to be redone whenever the input voltage changed (despite of the
variable voltage sawtooth wave), the capacitor value was too large to be implemented on-chip, and
due to precision issues the resistor would also have to be implemented off-chip. So, the increase of
the output capacitor to 300 nF solved the problem without adding any extra external components
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to the system.
The output voltage of the operational amplifier I3, considering that R3 >> R2, is given by
vControl(t)' R3R2 (VoRe f − voRead(t)) (5.6)
The necessary gain was determined experimentally. In order to generate φ1 with an appropriate
duty-cycle that allows a proper output regulation for Vi = 1.2 V, the amplifier needs to have a gain
around 125. With that information, the resistors R3 and R4 were designed as follows.
R3 = 125R2 (5.7)
Setting R3 = 10 kΩ, R2 = 80 Ω. The system was designed around Vi = 1.2 V and not for Vi =
0.9 V as before, since with the variable sawtooth generator, the regulation block can be designed
around a central point, allowing a certain degree of manoeuvrability when some parameters, such
as input voltage or load current are changed.
In essence, the amplified error signal, called vControl is compared with the sawtooth wave
generating φ1,0. All resistors should be implemented off-chip, since a significant deviation in
resistance values can change considerably the control operation. A summary of all main results
obtained is presented in table 5.3.
Table 5.3: Control circuit: main parameters.
Component Value Units
g3 10M -
g4 10M -
R2 80 Ω
R3 10k Ω
R4 36.666k Ω
R5 5k Ω
5.2.2.1 Comparator
The comparator shown in figure 5.6, based on a two-stage amplifier model, was designed for a
reference current of 10 µA, produced by a cascode current source. In order to assure a current
flow with the same magnitude of the reference current, MP85 was set with the same size of MP89
and MP90. To minimize any possible output voltage offset, MN139 was defined with a W/L ratio
twice the value of MN137 and MN138, also assuring that the current flowing in those transistors
is half of the reference current. In the second stage, in order for the converter to have enough
output current drive capability, MP86 was set with a size three times of MP85, making the flowing
current in this stage three times larger than the reference current. A summary of the used values is
depicted in table 5.4.
At the output of the comparator there was placed a buffer gate in order to increase the output
current drive capability of the comparator, but mainly to improve the "shape" of the output square
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Table 5.4: Comparator parameters.
Component W L Units
MP85, MP89, MP90 1 1 µm
MN86 3 1 µm
MN144, MN142 4 1 µm
MN145, MN143 10 1 µm
MP83, MP84 10 0.35 µm
MN137, MN138 2 0.35 µm
MN139 4 0.35 µm
wave, improving the quality of the digital signal produced. This approach was used several times
along the project. Unless stated other wise, the dimensions of each inverter in a buffer gate with
two inverters are indicated in table 5.5.
Table 5.5: Standard buffer gate parameters (per inverter).
Component W L Units
PMOS 10 1 µm
NMOS 5 1 µm
5.2.3 Variable sawtooth wave generator
The variable sawtooth generator was achieved employing the circuit shown in figure 5.7. It gener-
ates a current proportional to the input voltage which charges up the capacitor CS1 with a voltage
dependent of the input. It is based on the current mirror principle. The current that charges the
capacitor has the same value of the current that flows through resistor R1. All MOSFETs, except
MN0 and MN2, operate in the saturation region.
It was designed to generate a sawtooth wave with an amplitude of 1 V when the input voltage
is 1.2 V with a rise time of 95 ns and a fall time of 5 ns. The previous parameters were pre-
established since not all variables can or need to be calculated and can be set in the beginning of
the design to simplify the analysis. The system was designed for 1.2 V and then tested for the
remaining input voltages.
The CS1 capacitor was set with a value of 2.5 pF in order to be implemented on-chip. Then,
the necessary current to charge the capacitor was determined.
iC =CS1
∆V
∆t
= 2.5p
1
95n
' 26.316µA
To obtain the value of R1, it is necessary to know the voltage drop across its terminals. So, the
more positive terminal of the resistor was assumed to be at VR+ = 0.1 V. Therefore,
R1 =
0.1
26.316µ
' 3800Ω
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Figure 5.7: Variable sawtooth generator schematic.
R1 has to be implemented off-chip, since MOS resistors have a tolerance around 30 % and
a variation of that magnitude in the resistance value considerably changes the flowing current.
External resistors have much smaller tolerances and can guarantee a more stable value during
their operation.
The dimensions of MN1 were set to WMN1=1 µm and LMN1=5 µm, allowing to determine the
output voltage of the amplifier I1.
vGS,MN1 =
√
2iCL
knW
+VT,n =
√
(2)(26.316µ)(5µ)
(100µ)(1µ)
+0.55' 2.17V
vG,MN1 = vGS,MN1+ vS,MN1 = 2.17+0.1 = 2.27V
g1 =
vG,MN1
Vi−Vre f =
2.27
1.2−0.1 ' 2.1
A similar process was used to design the remaining MOSFETs, having in mind that since
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the circuit is essentially a current mirror, MP0 and MP1 have the same dimensions. The only
difference was that the amplifier I2 gain was set to 1 and the dimensions of MP2 were calculated.
MN0 is essentially a switch that has to be able to lower the gate of MN1 to approximately 0 V
when the CLK signal goes high in order to cut-off the current flow during the capacitor discharge.
So it was set with WMN0=10 µm and LMN0=5 µm, which proved to be enough to perform the
desired operation. Due to the ideal characteristics of the amplifiers used, a dummy resistor R0 had
to be added at the output of I1, in order to allow the gate of MN1 to reach 0 V when connected
to the ground. When the amplifiers are replaced by more realistic models, that resistor will be
no longer necessary. MN2 is also a switch, whose triode resistance value is important for the
discharge process of the CS1 capacitor. Considering that 5τ = 5 ns and CS1 = 2.5 pF. Therefore
RMN2 =
τ
CS1
=
1n
2.5p
= 400Ω
Using equation 5.2 yields(
W
L
)
MN2
=
1
knron(vGS−VT,n) =
1
(100µ)(400)(3−0.55) ' 10
For simplicity, setting LMN2 = 1 µm results in WMN2 = 10 µm.
The summary of all the results obtained are presented in table 5.6. A sample of the sawtooth
wave generator output is shown in figure 5.8.
Table 5.6: Sawtooth generator main parameters
Component Value Units
MN0 W=10;L=5 µm
MN1 W=1;L=5 µm
MN2 W=10;L=1 µm
MP0 W=2.5;L=1 µm
MP1 W=2.5;L=1 µm
MP2 W=1.5;L=1 µm
CS1 2.5 pF
R1 3800 Ω
g1 2.1 -
g2 1 -
From 1.2 V the wave reaches a peak voltage of 1 V and for 0.9 V, of approximately 0.5 V.
Essentially, the amplitude of the sawtooth wave is 1± 0.5 V for Vi = 1.2± 0.3 V. The command
signal φ1 is generated with a variable duty-cycle which is defined according to the amplitude of
the sawtooth wave, as expected.
5.2.4 Oscillator
In order to set the switching frequency to 10 MHz and generate the φ2 signal and the sawtooth
wave clock, a ring oscillator was designed. The functional model schematic is shown in figure 5.9.
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Figure 5.8: Sawtooth wave generator output sample.
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Figure 5.9: Oscillator functional model.
The oscillator was employed with a closed-loop chain of inverters which generates a signal
with a frequency of 10 MHz and a 50 % duty-cycle. Then, is delayed once and both the original
and NOR operation is performed with the original and delayed signal, producing φ2,0. The first
delay is adjusted in order for φ2,0 to have a 30 % duty-cycle. Then, the signal is further delayed
and a second NOR operation is performed to produce the signal STWCLK,0. The second delay is
adjusted in order for STWCLK,0 to have a 5 % duty-cycle. The timing diagram is shown in figure
5.10.
The designed oscillator is shown in figure 5.11.The oscillating frequency is given by equation
5.8.
fosc =
1
N(tpHL+ tpLH)
(5.8)
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Figure 5.10: Oscillator timing diagram.
where N is the number of inverters in the chain, tpHL is the propagation time from the logic
level high to low and tpHL is the propagation time from the logic level low to high between the
input and the output of each inverter. In literature [3], it was stated that the ring oscillator works
best for a minimum of five inverters. So N was set to 5. Since the desired duty-cycle of the base
square wave is 50% and the period is Ts = 1/10M = 100 ns, then each MOSFET dimensions were
adjusted, as well as the Co capacitors value, in order to have tpHL = tpLH = 50/5 = 10 ns. A
summary of the results is depicted in table 5.7.
Table 5.7: Oscillator parameters.
Component Value Units
PMOS W=3.1; L=1 µm
NMOS W=1.5; L=1 µm
Co1−5 1 pF
To generate the signals φ2,0 and STWCLK,0, the dimensions of the MOSFETS in the delay cells,
as well as the value of the capacitors Cd1 e Cd2 was adjusted, until the desired duty cycle values
were achieved. A summary of the delay cell parameters are shown in table 5.8.
The transistor parameters used in the NOR gates are depicted in table 5.9. They were chosen
in order to minimize the time delays inserted by the logic gate while appropriately performing the
NOR operation. These parameters were also used to design the remaining NOR gates used in the
project.
A sample of the oscillator block final output is shown in figure 5.12, where signals φ2,0 and
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Ring oscillator
Delay cell 1
Delay cell 2
NOR gate 1
NOR gate 2
Figure 5.11: Main oscillator, φ2,0 and STWCLK,0 generator schematic.
Table 5.8: Delay cells 1 and 2 parameters.
Component Value Units
MP20, MN22 W=1.5; L=1 µm
MP22, MN24 W=1; L=1 µm
MP23, MP24, MN25, MN26 W=10; L=1 µm
Cd1 1 pF
Cd2 1.3 pF
Table 5.9: NOR gate parameters.
Component Value Units
MP25, MN26 W=20; L=1 µm
MN27, MN28 W=5; L=1 µm
STWCLK,0 are depicted, and it can be seen that the period, as well as the signal duty-cycles are
approximately 100 ns, 30 % and 5 %, respectively.
5.2.5 Dead time generator
The dead time generator implemented is shown in figure 5.13. It operates with the same principle
described in chapter 3 subsection 3.2.
φ2,0, which is delayed once, by the delay cell 3, resulting in the control signal φ2. Further
delay is applied, by the delay cell 4. Then, the delayed signal and φ2,0 are submitted to a logic
OR operation resulting in φ2control which is on during the dead time and also when φ2 is high.
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Figure 5.12: Oscillator output sample.
φ2control is then used to prevent φ1 and φ2 from being high at the same time through the following
mechanism: if φ2control (φ2+2×dead time) is high, the switches MN3 and MP3 open, blocking the
transmission of φ1,0. Meanwhile, MN4 acts as a pull-down resistor, to ensure that φ1 goes to (or
very close to) 0 V, during the time that MN3 and MP3 are open. If φ2control is low, φ1,0 signal is
transmitted. Summarizing:
φ1 =
0V if φ2,0 is highφ1,0 if φ2,0 is low (5.9)
MP3, MN3 and MN4 were chosen with a size large enough that ensured the performance of
the desired operations. No calculations were necessary. They were set with W=10 µm and L=1
µm.
To perform the OR operation, a NOR gate followed by a NOT gate was employed. The stan-
dard NOT gate dimensions used in the project are the ones listed in table 5.10. Once again these
dimensions were chosen for practical purposes, since the resultant time delays were neglectable
and the NOT operation was performed appropriately.
The delay cell 3 parameters are shown in table 5.11. The delay cells 3 and 4 have equal
parameters, since they generate the same time delay.
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Delay cell 3
Delay cell 4
Delay cell 5
OR gate
Figure 5.13: Dead time generator schematic.
Table 5.10: Standard NOT gate parameters.
Component W L Units
PMOS 10 1 µm
NMOS 5 1 µm
Table 5.11: Delay cell 3 parameters.
Component Value Units
MP101 W=3; L=1 µm
MP100 W=10; L=1 µm
MN157 W=1.5; L=1 µm
MN156 W=5; L=1 µm
Cd3 1 pF
The signal STWCLK,0 is also delayed, by delay cell 4, producing STWCLK , in order to synchro-
nize φ1 (which is indirectly generated through STWCLK) and φ2.
5.2.6 Converter MOSFET drivers
Since the MOSFETs present in the converter have large dimensions, they also have large parasitic
capacitances. In order to achieve fast switching speeds, these capacitances have to be charged with
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sufficient amount of current. The closed-loop control generates the necessary voltage signals, but
does not supply the necessary amount of current to charge the parasitic capacitances. Therefore,
a driver that increases the current drive capability of the regulation block is needed. The basic
MOSFET driver used in this project is shown in figure 5.14.
inv1 inv2 inv3 inv4 inv5 inv6
Buffer gate
NOT gate
Figure 5.14: Basic MOSFET driver.
It consists of a NOT gate, when it is necessary to invert the input signal, and a buffer gate to
amplify the current. The buffer gate was designed with a chain of inverters of increasing size as
the chain progresses. Therefore, being i the current inverter, the next inverter dimensions are given
by (
W
L
)
i+1
= K
(
W
L
)
i
(5.10)
The practical rule K = e ' 2.72 was used, since the total minimum propagation time of the
inverter chain occurs for this K value [25]. The dimensions of the buffer gate employed in the
driver are listed in table 5.12.
Table 5.12: MOSFET driver buffer parameters.
Inverter no PMOS dimensions (µm) NMOS dimensions (µm)
1 W=10; L=1 W=5; L=1
2 W=27.2; L=1 W=13.6; L=1
3 W=74; L=1 W=40; L=1
4 W=201; L=1 W=109; L=1
5 W=550; L=1 W=296; L=1
6 W=1450; L=1 W=805; L=1
A driver was designed for each transistor set, making up a total of ten drivers. Not all the
buffer gates were designed with six inverters, since not all the MOSFETs have the same size or
switch sets have the same amount of transistors, which means that not all the drivers need to have
the same current drive capability. Sets with less or smaller MOSFETs required buffer gates with
four inverters, the remaining ones required six.
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5.2.7 System overview
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Figure 5.15: System overview.
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5.3 Simulation results
After the system design, a series of tests were performed. In this section there are shown the main
tests made and the primary results obtained.
5.3.1 Nominal conditions
The main goal of the converter is to guarantee a 2.5 DC voltage at the output when the input is
1.2 V supplying a 100 mA current. The first test was made in these conditions. The load resistor
RL = 25 Ω ensures that if the output is 2.5 V, the load current will be 100 mA. The output voltage
is shown in figure 5.16.
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Figure 5.16: Converter response during nominal operation conditions (Vi = 1.2 V and Io = 100
mA).
The steady state begins at approximately 4.1 µs, but beyond 5 µs the voltage ripple stabilizes
and the output voltage is maintained ate 2.5 V as desired. The ripple will be further analysed in
the following tests.
5.3.2 Variable input voltage
To test the line regulation of the converter, the input voltage was stepped from 1.2 V to 0.9 V and
then to 1.5 V and then again to 1.2 V. The converter response was tested for the minimum, nominal
and maximum input voltage because if the converter response is satisfactory for the nominal and
bound input voltages it is also expected to work for other values as well. The response of the
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converter is shown in figure 5.17. A closer view of the response in order to analyse the voltage
ripple is shown in figure 5.18.
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Figure 5.17: Converter response during line variations.
Analysing 5.17 it seems that despite of the line variations, the DC value is maintained around
2.5 V and the voltage ripple also remains constant. However, having a more closer look to the
output voltage wave, as is depicted in figure 5.18, it is visible that the DC value has a slight
positive deviation for Vi = 0.9 V and a negative deviation for Vi = 1.2 V and for Vi = 1.5 V. The
ripple remains approximately the same for the minimum and maximum input voltage, but has a
larger value for the nominal voltage. A more detailed analysis is depicted in table 5.13, where the
ripple and DC values for each input voltage are presented. Overall, the converter response to line
variations is good. In most applications this slight deviations from 2.5 V are acceptable and the
ripple is smaller than 1 % in all cases.
Table 5.13: Output voltage ripple analysis for different values of Vi.
vi(t) (V) DC value (V) Deviation from 2.5 V (%) ∆Vo(%)
0.9 2.504 +0.16 0.43
1.2 2.499 -0.04 0.72
1.5 2.494 -0.24 0.42
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Figure 5.18: Converter response during line variations: ripple analysis.
5.3.3 Variable load
To test the load regulation of the converter, the load current was stepped from 100 mA to 10 mA,
to 150 mA, then to 50 mA and finally to 0 mA. This way the response of the converter is tested
for the nominal load, 10 %, 50 % and 150 % (overload) and no load situations. The results are
shown in figure 5.19. A closer view of the response in order to analyse the voltage ripple is shown
in figure 5.20.
Analysing 5.19, despite some overshoots during load steps, the output DC voltage is main-
tained near to 2.5 V. But the ripple changes with the load current. Having a closer look to the
output voltage wave, as is depicted in figure 5.20, it can be seen that the DC value has small devi-
ations from 2.5 V which go from -0.44 % for Io = 150 mA to +1.04 % for 0 mA. From this figure
it is also visible that the voltage ripple is very small for small loads and increases for higher loads.
For load currents equal or smaller than 100 mA, the voltage ripple is <1 %. But for an overload
situation, the ripple may be greater than 1 %, since for Io = 150 mA it has an approximate value
of 1.16 % The results of the ripple and output DC voltage analysis are depicted in table 5.14.
5.3.4 Energy efficiency
In order to determine the converter’s energy efficiency, the input (Pi) and output (Po) power con-
sumptions were computed based on simulation results. The system was tested for line and load
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Figure 5.19: Converter response during load variations.
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Table 5.14: Output voltage ripple and DC value analysis for different values of Io.
Io (mA) DC value (V) Deviation from 2.5 V (%) ∆Vo(%)
0 2.526 + 1.04 0.01
10 2.513 + 0.52 0.08
50 2.506 + 0.24 0.23
100 2.499 - 0.04 0.70
150 2.489 - 0.44 1.16
variations and the energy efficiency was determined using equation 5.11.
η(%) =
Po
Pi
×100% (5.11)
For variable load, the input/output current ratio remained the same, so the converter efficiency
does not change considerably with variable loads. However, input voltage variations affect the
energy efficiency. From simulation results, plotted in figure 5.21, it can be seen that the maximum
efficiency occurs for Vi = 0.9 V. It has the lowest value around the nominal input voltage and then
increases until Vi = 1.5 V is reached.
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Figure 5.21: Energy efficiency vs input voltage.
For the nominal input voltage, the converter’s energy efficiency is below 40 %. Some switched-
capacitor converters can achieve an energy efficiency above 90 % [26], but mainly when regulated
with an open-loop control. With a closed-loop control, specially when the converter has line and
load regulation capabilities, a lower efficiency is a frequent consequence [13].
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5.3.5 Power supply rejection ratio (PSRR)
The power supply rejection ratio (PSRR) is an important parameter in voltage regulators. It defines
the amount of noise that the device can reject from the power supply, and is given by
PSRR(db) = 20log
∆Vo,pk−pk
∆Vi,pk−pk
(5.12)
To perform the tests, it was assumed that the input voltage had 20 % noise, which corresponds
to Vi,pk−pk = 0.24 V, and the noise frequency was varied from 1 Hz to 10 GHz. The simulation
results are depicted in table 5.15 and the corresponding graphical plot is shown in figure 5.22.
Table 5.15: PSRR for Vi = 1.2 V with 20 % of noise.
Noise frequency (Hz) max min PSRR (db)
100 2.516 2.481 -16.60
101 2.517 2.482 -16.84
102 2.516 2.481 -16.71
103 2.516 2.481 -16.85
104 2.516 2.480 -16.52
105 2.510 2.486 -19.79
106 2.521 2.480 -15.52
107 2.513 2.481 -17.31
108 2.517 2.481 -16.42
109 2.517 2.480 -16.38
1010 2.513 2.480 -17.30
Sheet3
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f min db
1 2.51628 2.48079 -16.6021048
10 2.51694 2.4824 -16.8377782
100 2.51615 2.48109 -16.7079866
1000 2.51569 2.4812 -16.8503609
10000 2.51592 2.480102 -16.5221982
100000 2.5104 2.4858 -19.7855227
1000000 2.5206 2.4804 -15.5197038
10000000 2.5133 2.48057 -17.3053047
100000000 2.517113 2.480853 -16.4156688
1000000000 2.516624 2.48021 -16.3788571
****** 10000000000 2.51262 2.47987 -17.2999987
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Figure 5.22: PSRR vs input voltage noise frequency.
More negative PSRR values represent a higher rejection ratio. Thus, the converter has a higher
PSRR when the input voltage has a noise frequency around 100 kHz, corresponding to a value of
approximately -20 dB. Also, it has a lower PSRR for 1 MHz, corresponding to -15.5 dB. However,
despite of this oscillations, the overall rejection ratio rounds -17 dB.
Chapter 6
Conclusions and Future Work
6.1 Conclusion
Overall, the converter and the regulation block showed a good performance even in the presence
of line and load variations. The output response for line variations was slightly better, since with
no load current the output DC voltage deviated around 1.04 % from 2.5 V. These small deviations
in the DC value are acceptable for most applications, unless a high precision voltage regulation
is required. In all tests performed, the output voltage ripple was below 1 % or very close to that
value. All functional specifications of the converter were met, the output was regulated to 2.5 V for
an input voltage of 1.2±0.3 V and a current drive capability of 100 mA was achieved. To ensure
the radiation hardening features, a lot of ideas were conceived, which will be presented in the next
section, but only a few were implemented. Mainly, PMOS transistors were employed whenever
possible and the converter size reduction was a concern, since smaller devices are less likely to be
hit by high ionizing particles. The employment of digital electronics was reduced to a minimum
and was decided to use an external reference source, since, as stated in chapter 2, internal voltage
sources are more susceptible to deviations when submitted to ionizing radiation.
A great amount of time was spent deducing the converter model and designing the converter
switches. There is a variety of step-up charge-pump topologies described in papers, but few math-
ematical analysis are found and the ones existent often do not consider the load capacitor or load
resistor in the model, in order to simplify the analysis. But the inclusion of these elements in the
model is important. Charge-pump based converters exist for many years now, but most of them
were designed with open-loop control, which limited the output voltage step capabilities and made
the converter response susceptible to line variations. It is not new technology, but began to receive
more attention in recent years. Unlike inductor converters, where the basic operation theory is well
covered in literature, the main source of information for step-up switched-capacitor converters is
found in papers and academic dissertations, which has the advantage of providing state of the art
information, but also has disadvantages. Some concepts are not very clearly explained and even
some of them are not quite well established, specially around the closed-loop output regulation
subject.
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Some time was spent trying to obtain higher on-resistance values for the converter MOSFETs
since small on-resistance leads to larger dimensions and a higher number of parallel connected
MOSFETs, with larger parasitic capacitances and drive currents.
Meanwhile, the behavioural simulations in Simulink were performed . The regulation took
some time to study and a great amount of research was necessary. A number of simulations were
performed with the classic sawtooth-based control but, the converter response was not resilient
to line variations. Then, other solutions, such as a current-based control, were tried with similar
overall results. Finally, the control based on the variable sawtooth wave was tried, with good
results.
After the system parameters design, topology and regulation block validation through be-
havioural simulations, the simulations in Cadence began. Some difficulties were found when
replacing the ideal switches with transistors, mainly because in this type of converters the gate-
source voltages are constantly floating and the MOSFET design, as well as guaranteeing the proper
switching, becomes a little more challenging.
Due to a time shortage, it was not possible to continue the design and replacement process of
all the functional components, which precluded the performance of the system layout and imple-
mentation of the main radiation hardening features.
During the performed research, it was difficult to encounter mathematical models that could
be used in this project, since usually each author performs the analysis for a specific application.
When that section of the current project was developed, that factor was kept in mind. Therefore,
the mathematical model, system parameter extraction and converter MOSFETs design algorithms
can be adapted and reused to design a new converter with different system requirements.
6.2 Future work
The first step would be to solve the issues in the amplifier model developed and replace all the
functional operational amplifiers. For the radiation hardening there are several things to be done.
The first one would be to replicate the digital section of the system and develop a voting mecha-
nism, in other words, apply a redundancy technique to the section of the control responsible for
generating the command signals φ1 and φ2.
In the triode region, for the same equivalent on-resistance, the NMOS transistors have smaller
dimensions then PMOS, which at first glance makes them the right choice to design a compact
converter. However, NMOS are more susceptible to ionizing radiation effects than PMOS tran-
sistors, which can be mitigated by employing special layout techniques. But, the occupied area
is larger compared with a NMOS design with conventional layout techniques. So, concerning the
final chip area vs radiation hardening features, the choice between PMOS and NMOS transistors
is not very obvious. The PMOS transistors employed in the converter were in a considerable large
number and had high dimensions, mainly because they were designed to function in the worst
cases. In other words, since the converter nodes have significant voltage swings, specially when
the input voltage changes, it is difficult to establish a constant gate-source voltage value. Thus, the
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MOSFETs were designed to operate with both low and high gate-source voltage values. But, to
ensure this wide operation range, the resulting MOSFET dimensions were a little high. A possible
solution is to replace all the switches, except the ones directly connected to the ground terminal,
by the switch cell presented in chapter 2, subsection 2.2.2.1. This way, most of the switches would
be implemented with PMOS transistors, whose operation is more robust to ionizing radiation, but
would have smaller dimensions than the current PMOS switches, since this switching mechanism
guarantees a gate-source voltage very near to vdd and independent of the node voltage swings.
Therefore, the PMOS can be designed with smaller dimensions and in less number. In the com-
mutation circuit a NMOS is always present, but the size of this transistor is much smaller than the
NMOS employed as a switch in the converter. So, one of the first things to do would be to analyse
if this solution is more viable than the one employed in the project. For the external capacitors,
based on the information presented in 2, subsection 2.4.3, a good solution would be to employ
glass capacitors.
Finally, perform the layout of all the components, using special layout techniques to ensure the
radiation hardening features, such as the annular layout presented in chapter 2 subsection 2.4.2, or
other state of the art solutions. Employ guard rings to prevent latch-up effects. It would also be
interesting to improve the produced source code, specially the parameter extraction program, with
optimization algorithms, such as simulated annealing.
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Appendix A
CMOS 0.35 µm process parameters
extraction - raw data, calculations and
plotting
In this appendix are shown the results of the DC analysis and the follow-up calculations made to
determine the necessary process parameters, kn, Vt,n, kp and Vt,p, of 0.35 µm CMOS technology.
In the following analysis, when a given variable xi j is presented, the index i represents the row
number and j represents the column number of the table from which the original variable value
was taken. i, j ∈ N, but when one of the indexes is omitted, they are considered 0.
A.1 Simulation Results
Table A.1: VGS values in function of ID and W (larger values) for the NMOS transistor (V).
XXXXXXXXXXXW (µm)
ID (mA) 0 0.1 0.5 1.0 1.5 2.0
1000 0 1.3183 3.0966 4.9493 6.5986 7.9207
2000 0 1.0915 2.1184 3.0965 4.0321 4.9492
3000 0 1.0159 1.7582 2.4553 3.0962 3.7216
4000 0 0.9471 1.5611 2.1186 2.6183 3.0963
5000 0 0.9033 1.4333 1.9063 2.3226 2.7151
6000 0 0.8681 1.3425 1.7579 2.1186 2.4552
7000 0 0.8426 1.2743 1.6473 1.9682 2.2649
8000 0 0.8223 1.2199 1.5608 1.8514 2.1187
9000 0 0.8056 1.1761 1.4910 1.7579 2.0021
10000 0 0.7930 1.1392 1.4332 1.6809 1.9063
white
white
white
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Table A.2: VGS values in function of ID and W (larger values) for the PMOS transistor (V).
XXXXXXXXXXXW (µm)
ID (mA) 0 0.1 0.5 1.0 1.5 2.0
1000 0 -2.2404 -5.5501 -10.5982 -18.0661 -32.5328
2000 0 -1.7167 -3.5196 -5.5498 -7.8307 -10.5976
3000 0 -1.5048 -2.8347 -4.1863 -5.6059 -7.0271
4000 0 -1.3837 -2.4715 -3.5196 -4.5614 -3.5496
5000 0 -1.3203 -2.2403 -3.1131 -3.9201 -4.7231
6000 0 -1.2449 -2.0775 -2.8347 -3.5463 -4.1867
7000 0 -1.2003 -1.9550 -2.6298 -3.2533 -3.8058
8000 0 -1.1647 -1.8592 -2.4714 -3.0301 -3.5923
9000 0 -1.1355 -1.7812 -2.3448 -2.8534 -3.2949
10000 0 -1.1110 -1.7166 -2.2403 -2.6920 -3.1130
Table A.3: VGS values in function of ID and W (smaller values) for the NMOS transistor (V).
XXXXXXXXXXXW (µm)
ID (mA) 0 0.05 0.1 0.5 1.0 1.5
5 0 0.7934 0.9045 1.4450 1.9310 2.3589
10 0 0.7181 0.7937 1.1435 1.4417 1.6923
20 0 0.6627 0.7173 0.9506 1.1421 1.2986
50 0 0.6073 0.6470 0.7930 0.9041 0.9928
100 0 0.5729 0.6068 0.7170 0.7933 0.8525
200 0 0.5421 0.5725 0.6620 0.7173 0.7584
500 0 0.5045 0.5323 0.6069 0.6473 0.6752
Table A.4: VGS values in function of ID and W (smaller values) for the PMOS transistor (V).
XXXXXXXXXXXW (µm)
ID (mA) 0 0.05 0.1 0.5 1.0 1.5
5 0 -1.1165 -1.3130 -2.2577 -3.1486 -3.9706
10 0 -0.9853 -1.1179 -1.7280 -2.2552 -2.7112
20 0 -0.8937 -0.9843 -1.3888 -1.7229 -2.0000
50 0 -0.8109 -0.8704 -1.1127 -1.3052 -1.4605
100 0 -0.7648 -0.8116 -0.9824 -1.1119 -1.2152
200 0 -0.7263 -0.7657 -0.8930 -0.9820 -1.0517
500 0 -0.6821 -0.7161 -0.8119 -0.8701 -0.9134
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A.2 βn and βp 93
A.2 βn and βp
In chapter 2, subsection 2.2.2, it was seen that
ID =
1
2
β (|VGS|− |VT |)2
⇔
√
2ID =
√
β (|VGS|− |VT |)
β can be determined only by knowing the gate-source voltage and the drain current by making
the following correlation:
√
2ID,i−
√
2ID,i+1 =
√
βi j(|VGS,i j|− |VGS,i( j+1)|)
which yields
βi j = 2×
√
ID,i−
√
ID,i+1
|VGS,i j|− |VGS,i( j+1)|
(A.1)
Table A.5: βn values in function of ID and W (larger values) (µA/V 2).
XXXXXXXXXXXW (µm)
ID (A) 0 0.1 0.5 1.0 1.5 2.0
1000 0 0.0966 0.0500 0.0371 0.0411 -
2000 0 0.2898 0.1793 0.1154 0.0854 -
3000 0 0.5546 0.3531 0.2459 0.1836 -
4000 0 0.8105 0.5520 0.4046 0.3142 -
5000 0 0.0887 0.7669 0.5830 0.4659 -
6000 0 1.3578 0.9943 0.7765 0.6337 -
7000 0 1.6396 1.2332 0.9810 0.8156 -
8000 0 1.9330 1.4764 1.1962 1.0049 -
9000 0 2.2261 1.7302 1.4181 1.2040 -
10000 0 2.5466 1.9715 1.6623 1.4136 -
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Table A.6: βp values in function of ID and W (larger values) (µA/V 2).
XXXXXXXXXXXW (µm)
ID (A) 0 0.1 0.5 1.0 1.5 2.0
1000 0 0.0279 0.0067 0.0081 0.0003 -
2000 0 0.0940 0.0416 0.0194 0.0094 -
3000 0 0.1728 0.0939 0.0501 0.0355 -
4000 0 0.2582 0.1562 0.0931 0.0701 -
5000 0 0.3610 0.2253 0.1551 0.1113 -
6000 0 0.4408 0.2992 0.1995 0.1751 -
7000 0 0.5365 0.3768 0.2599 0.2352 -
8000 0 0.6335 0.4578 0.3236 0.2272 -
9000 0 0.7329 0.5401 0.3902 0.3683 -
10000 0 0.8332 0.6256 0.4951 0.4050 -
Table A.7: βn values in function of ID and W (smaller values) (µA/V 2).
XXXXXXXXXXXW (µm)
ID (mA) 0 0.05 0.1 0.5 1.0 1.5
5 0 0.0014 0.0010 0.0007 0.0006 -
10 0 0.0030 0.0025 0.0019 0.0016 -
20 0 0.0058 0.0056 0.0047 0.0041 -
50 0 0.0109 0.0143 0.0139 0.0128 -
100 0 0.0149 0.0252 0.0295 0.0287 -
200 0 0.0186 0.0382 0.0561 0.0598 -
500 0 0.0222 0.0549 0.1050 0.1298 -
Table A.8: βp values in function of ID and W (smaller values) (µA/V 2).
XXXXXXXXXXXW (µm)
ID (mA) 0 0.05 0.1 0.5 1.0 1.5
5 0 0.0004 0.0003 0.0002 0.0001 -
10 0 0.0010 0.0008 0.0006 0.0005 -
20 0 0.0021 0.0019 0.0015 0.0013 -
50 0 0.0048 0.0052 0.0046 0.0042 -
100 0 0.0078 0.0105 0.0102 0.0095 -
200 0 0.0111 0.0189 0.0217 0.0208 -
500 0 0.0148 0.0333 0.0506 0.0540 -
A.3 kn and kp
The intrinsic transconductance gain values for the NMOS and PMOS transistors are given by
equations A.2 and A.3.
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kn,i j =
βn,i jL
Wi
(A.2)
kp,i j =
βp,i jL
Wi
(A.3)
with L= Lmin = 0.35 µm.
Table A.9: kn values in function of ID and W (larger values) (µA/V 2).
XXXXXXXXXXXW (µm)
ID (A) 0 0.1 0.5 1.0 1.5 2.0
1000 0 33.82 17.49 13.00 14.38 -
2000 0 50.71 31.38 20.20 14.94 -
3000 0 64.70 41.19 28.69 21.42 -
4000 0 70.92 48.30 35.40 27.50 -
5000 0 67.16 53.63 40.80 32.61 -
6000 0 79.20 58.00 45.29 36.97 -
7000 0 81.98 61.66 49.05 40.78 -
8000 0 84.57 64.59 52.34 43.96 -
9000 0 86.57 67.29 55.15 46.82 -
10000 0 81.21 69.48 57.62 49.48 -
Table A.10: kp values in function of ID and W (larger values) (µA/V 2).
XXXXXXXXXXXW (µm)
ID (A) 0 0.1 0.5 1.0 1.5 2.0
1000 0 9.76 2.36 0.63 0.12 -
2000 0 16.45 0.28 3.40 1.64 -
3000 0 20.16 10.96 5.85 4.15 -
4000 0 22.60 13.67 8.14 6.14 -
5000 0 25.27 15.77 10.86 7.79 -
6000 0 25.71 17.46 11.64 10.21 -
7000 0 26.82 18.84 12.99 11.76 -
8000 0 27.72 20.03 14.16 9.94 -
9000 0 28.50 21.01 15.19 14.32 -
10000 0 29.16 21.90 17.33 14.18 -
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Table A.11: kn values in function of ID and W (smaller values) (µA/V 2).
XXXXXXXXXXXW (µm)
ID (mA) 0 0.05 0.1 0.5 1.0 1.5
5 0 97.37 73.22 50.85 38.62 -
10 0 104.99 87.44 67.51 56.30 -
20 0 100.75 98.24 81.87 72.22 -
50 0 76.17 100.35 97.34 89.89 -
100 0 52.25 88.07 103.28 100.59 -
200 0 32.49 66.79 98.15 104.68 -
500 0 15.56 38.41 73.52 90.88 -
Table A.12: kp values in function of ID and W (smaller values) (µA/V 2).
XXXXXXXXXXXW (µm)
ID (mA) 0 0.05 0.1 0.5 1.0 1.5
5 0 31.11 23.97 15.13 10.46 -
10 0 34.17 28.73 21.60 17.00 -
20 0 36.60 32.68 26.91 23.02 -
50 0 33.90 36.44 32.40 29.34 -
100 0 27.43 36.68 35.78 33.14 -
200 0 19.36 32.99 37.93 36.36 -
500 0 10.37 23.32 35.44 37.83 -
A.4 VT,n and VT,p
The threshold voltage of the MOSFETs can be given by equation A.4.
|VT,i j|= |VGS,i j|−
√
2ID, j
βi j
(A.4)
Considering that
VT,n = |VT |
VT,p =−|VT |
the threshold voltages of the NMOS and PMOS transistors for different drain current values
and widths are given in tables A.13 and A.14.
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Table A.13: VT,n values in function of ID and W (larger values) (V).
XXXXXXXXXXXW (µm)
ID (A) 0 0.1 0.5 1.0 1.5 2.0
1000 0 -0.1203 -1.3763 -2.3893 -1.9475 -
2000 0 0.2607 -0.2431 -1.0663 -1.8959 -
3000 0 0.4154 0.0753 -0.3964 -0.9464 -
4000 0 0.4504 0.2152 -0.1048 -0.4715 -
5000 0 0.4749 0.2914 0.0542 -0.2150 -
6000 0 0.4843 0.3396 0.1530 -0.0572 -
7000 0 0.4933 0.3738 0.2195 0.0503 -
8000 0 0.5006 0.3969 0.2678 0.1235 -
9000 0 0.5059 0.4159 0.3034 0.1794 -
10000 0 0.5128 0.4272 0.3375 0.2242 -
Table A.14: VT,p values in function of ID and W (larger values) (V).
XXXXXXXXXXXW (µm)
ID (A) 0 0.1 0.5 1.0 1.5 2.0
1000 0 0.4371 0.6372 22.6304 75.4979 -
2000 0 -0.2580 1.3817 4.5988 10.0549 -
3000 0 -0.4289 0.4284 2.1302 3.5809 -
4000 0 -0.5037 0.0588 1.1159 1.9790 -
5000 0 -0.5760 -0.1333 0.4779 1.2706 -
6000 0 -0.5713 -0.2495 0.3316 0.5933 -
7000 0 -0.5897 -0.3259 0.1445 0.3181 -
8000 0 -0.6028 -0.3812 0.0145 0.6040 -
9000 0 -0.6131 -0.4205 -0.0818 0.0005 -
10000 0 -0.6211 -0.4523 -0.2304 0.0295 -
Table A.15: VT,n values in function of ID and W (smaller values) (V).
XXXXXXXXXXXW (µm)
ID (mA) 0 0.05 0.1 0.5 1.0 1.5
5 0 0.5253 0.4672 0.2717 0.0271 -
10 0 0.5355 0.5108 0.4234 0.3266 -
20 0 0.5309 0.5285 0.4883 0.4459 -
50 0 0.5114 0.5289 0.5248 0.5094 -
100 0 0.4911 0.5176 0.5329 0.5295 -
200 0 0.4687 0.5001 0.5284 0.5344 -
500 0 0.4374 0.4719 0.5093 0.5232 -
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Table A.16: VT,p values in function of ID and W (smaller values) (V).
XXXXXXXXXXXW (µm)
ID (mA) 0 0.05 0.1 0.5 1.0 1.5
5 0 -0.6421 -0.5487 -0.1069 0.5092 -
10 0 -0.6653 -0.6243 -0.4552 -0.2261 -
20 0 -0.6751 -0.6571 -0.5823 -0.4897 -
50 0 -0.6672 -0.6744 -0.6479 -0.6144 -
100 0 -0.6518 -0.6734 -0.6696 -0.6523 -
200 0 -0.6313 -0.6627 -0.6782 -0.6718 -
500 0 -0.5999 -0.6386 -0.6714 -0.6777 -
A.5 Process parameters curves for the converter’s MOSFETs design
With the results from tables A.9, A.10, A.13 and A.14, the values of kn, kp, VT,n and VT,p were
plotted, respectively. The results are shown in figures A.1 to A.4.Kpn
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Figure A.1: CMOS 0.35 µm process parame-
ters: kn vs ID.
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Figure A.3: CMOS 0.35 µm process parame-
ters: kp vs ID.
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Figure A.4: CMOS 0.35 µm process parame-
ters: VT,n vs ID.
There are only shown the sections where the curves achieve the maximum or minimum value,
according to the situation, since they represent the circumstances where a higher charge mobility
is achieved and is convenient to design the MOSFETs to operate around that point.
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Appendix B
Mathematical model of the system
In order to deduce the mathematical equations that approximately model the system, the circuit
shown in figure B.1 was analysed. To simplify the analysis, the MOSFETs were modelled with
switches.
  
+
-
  
  
  
  
  
  
V i
C1 C2 CL RL
S1,1
S2,1
S1,2
S2,2
S1,3
S1,4
S1,2n
vo(t )
io (t)
+
-
+
-
+
-
  
  
  (...)
  
  
+
-
+
-
CnCn−1
S2,n+1
S2,n
S1,2n−1
S1,2n−2
  S1,5
Figure B.1: Circuit used as a reference to deduce the mathematical model of the system.
When certain switches are on or off, the previous circuit can be represented by equivalent
circuits, which will be analysed in detail in the following subsections. In this analysis, the switches
are not considered entirely ideal, since when they are off, their internal resistance is considered
infinite and when the switches are on, depending on the switch, their operation is modelled by
resistors represented by rS1 and rS2.
The operation of the converter during one working cycle can be divided into two stages. The
first occurs when the switches S1,i|i∈[1,2n] are on and takes place during the time interval [t0, t1[
which has a duration of ∆t1 = DTs . The second stage occurs when the switches S2, j| j∈[1,n+1] are
on and takes place during the time interval [t1, t2[ where ∆t2 = (1−D)Ts. Each stage originates
different circuits that can be analysed separately.
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B.1 Operation during stage 1
When the S1,i switches are on, the circuit shown in figure B.1 becomes equivalent to the circuit in
figure B.2.
  
CL RL+
-
rS1
rS1
2
rS1
V i C1 C2 Cn−1 Cn(...)
rS1
2
rS1
2
rS1
2
rS1
2
rS1
2
vo(t )
io(t )ii(t)
Figure B.2: Equivalent circuit during stage 1.
As it can be seen in the previous figure, in this first stage the load becomes cut-off from the
input dividing the converter into two equivalent circuits. The first one represents the charging
process of the flying capacitors and the second circuit represents the discharging process of the
output capacitor. Each of these circuits will be analysed separately in the following subsections.
B.1.1 Flying capacitors charge
  
+
-
rS1
rS1
V i
C1
vo1(t )
C2 Cn−1 Cn(...)
rS1 rS1 rS1vR2(t)
vR1(t )
ii(t )
iC (t)
+
-
+
-
+
-
+
-
vC (t )
Figure B.3: Flying capacitors charge during stage 1: equivalent circuit.
Analysing figure B.3, the following equations can be drawn:
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vo1(t) =Vi− vR1(t)
=Vi− rS1ii(t)
=Vi−nrS1C ddt vC(t)
vC(t) = vo1(t)− vR2(t)
= vo1(t)− rS1C ddt vC(t)
=Vi−nrS1C ddt vC(t)− rS1C
d
dt
vC(t)
=Vi− (n+1)rS1C ddt vC(t)
So, in order to determine vC(t), the following differential equation has to be solved:
(n+1)rS1C
d
dt
vC(t)+ vC(t) =Vi (B.1)
B.1.1.1 Solution of the differential equation
Applying the Laplace transform to equation B.1 results in:
(n+1)rS1C[sVC(s)− vC(t−0 )]+VC(s) =
Vi
s
⇔[s(n+1)rS1C+1]VC(s) = Vis +(n+1)rS1vC(t
−
0 )
⇔VC(s) =
[
Vi
s
+(n+1)rS1CvC(t−0 )
]
1
s(n+1)rS1C+1
⇔VC(s) =
[
Vi
s
+(n+1)rS1CvC(t−0 )
] 1
(n+1)rS1C
s+ 1(n+1)rS1C
Considering 1(n+1)rS1C = p1
VC(s) =
[
Vi
s
+
1
p1
vC(t−0 )
]
p1
s+ p1
(B.2)
The natural response is found by making Vi = 0 in equation B.2.
VNC (s) =
1
p1
vC(t−0 )
p1
s+ p1
= vC(t−0 )
1
s+ p1
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which in the time domain corresponds to
vNC (t) = vC(t
−
0 )e
t p1
The forced response is given by making vC(t−0 ) = 0 in equation B.2.
VFC (s) =Vi
p1
s(s+ p1)
=Vi
[
A1
s
+
A2
s+ p1
]
Applying the undetermined coefficient method yields:
A1(s+ p1)+ sA2 = s(A1+A2)+ p1A1
A1+A2 = 0p1A2 = p1 ⇔
A1 = 1A2 =−A1 =−1
Therefore, in the s-domain, the forced response is given by:
VFC (s) =Vi
[
1
s
− 1
s+ p1
]
which in the time domain corresponds to
vFC(t) =Vi(1− e−t p1)
The complete response is given by the sum of forced and natural responses:
vC(t) = vC(t−0 )e
−t p1 +Vi(1− e−t p1) (B.3)
for 0≤ t < DTs.
B.1.2 Output discharge
Analysing the circuit from figure B.4, the following equations can be drawn:
io(t) =
1
RL
vo(t)
iCL(t) =CL
d
dt
vo(t)
io(t)+ iL(t) = 0
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CL RL
io(t )
vo (t)
+
-
+
-
Figure B.4: Output discharge during stage 1: equivalent circuit.
which results in the following differential equation:
1
RL
vo(t)+CL
d
dt
vo(t) = 0
B.1.2.1 Solution of the differential equation
Applying the Laplace transform to equation B.1.2:
1
RL
Vo(s)+CL[sVo(s)− vo(t−0 )] = 0
⇔
(
1
RL
+ sCL
)
Vo(s) =CLvo(t−0 )
⇔
(
1+ sRLCL
RL
)
Vo(s) =CLvo(t−0 )
⇔Vo(s) = vo(t−0 )
(
RLCL
1+ sRLCL
)
⇔Vo(s) = vo(t−0 )
(
1
s+ 1RLCL
)
Considering 1RLCL = p2, the previous equation becomes:
Vo(s) = vo(t−0 )
(
1
s+ p2
)
(B.4)
which in the time domain corresponds to the following expression:
vo(t) = vo(t−0 )e
−t p2 (B.5)
for 0≤ t ≤ DTs
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B.2 Operation during stage 2
When the S2, j switches are on, the circuit shown in figure B.1 becomes equivalent to the circuit in
figure B.5
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V i
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-      +
+
-
-      +
C2
RL
-      +
Cn
-      +
Cn−1
(…)
rS2 rS2 rS2 rS2
Figure B.5: Output charge during stage 2: equivalent circuit
To simplify the analysis, the series of rs resistors is substituted with an equivalent resistor Rs
Rs = (n+1)rs (B.6)
and the series of flying capacitors is replaced with an equivalent capacitor Cse, where the se
stands for series equivalent
Cse =
C
n
(B.7)
The simplified circuit is shown in figure B.6.
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(n+1)r s2
V i CL
ii(t ) io(t )
vo (t)
+
-
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C se
-      +
vCse(t )vR3(t )
Figure B.6: Output charge during stage 2: simplified circuit.
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Analysing the circuit in figure B.6, the following relationships can be drawn:
ii(t)− iCL(t) = io(t)
⇔− iCse(t)− iCL(t) = io(t)
⇔− iCse(t)− iCL(t) = io(t)
⇔−Cse ddt vCse(t)−CL
d
dt
vo(t) =
1
RL
vo(t)
⇔−Cse ddt vCse(t) =CL
d
dt
vo(t)+
1
RL
vo(t) (B.8)
vo(t) =Vi− vR3(t)+ vCse(t)
⇔vo(t) =Vi− (n+1)rS2ii(t)+ vCse(t)
⇔vo(t) =Vi+(n+1)rS2iCse(t)+ vCse(t)
⇔ vo(t) =Vi+(n+1)rS2Cse ddt vCse(t)+ vCse(t) (B.9)
Therefore, to determine vo(t) and vC(t), it is necessary to solve the following system of differ-
ential equations: CL ddt vo(t)+ 1RL vo(t) =−Cse ddt vCse(t)vo(t) =Vi+(n+1)rS2Cse ddt vCse(t)+ vCse(t) (B.10)
where vCse(t) = nvC(t).
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B.2.0.2 Solution of the differential equations
Applying the Laplace Transform to equation B.8 yields
−Cse[sVCse(s)− vCse(t−1 )] =CL[sVo(s)− vo(t−1 )]+
1
RL
Vo(s)
⇔− sCseVCse(s)+CsevCse(t−1 ) = sCLVo(s)+
1
RL
Vo(s)−CLvo(t−1 )
⇔− sCseVCse(s) =
(
1
RL
+ sCL
)
Vo(s)−CsevCse(t−1 )−CLvo(t−1 )
⇔VCse(s) = 1sCse
[
−
(
1+ sRLCL
RL
)
Vo(s)+CsevCse(t−1 )+CLvo(t
−
1 )
]
⇔VCse(s) =−
(
1+ sRLCL
sRLCse
)
Vo(s)+
1
s
vCse(t−1 )+
CL
sCse
vo(t−1 )
⇔VCse(s) =−CLCse
(
s+ 1RLCL
s
)
Vo(s)+
1
s
vCse(t−1 )+
CL
sCse
vo(t−1 )
Considering G1 = CLCse =
CL
C
n
= nCLC and G2 =
1
RLCL
:
VCse(s) =−G1
(
s+G2
s
)
Vo(s)+
1
s
vCse(t−1 )+
G1
s
vo(t−1 ) (B.11)
Applying the Laplace Transform to equation B.9 yields
Vo(s) =
Vi
s
+(n+1)rS2Cse[sVCse(s)− vCse(t−1 )]+VCse(s)
⇔Vo(s) = Vis + s(n+1)rS2CseVCse(s)− (n+1)rS2CsevCse(t
−
1 )+VCse(s)
⇔Vo(s)− (s(n+1)rS2Cse+1)VCse(s) = +Vis − (n+1)rS2CsevCse(t
−
1 )
Considering G3 = (n+1)rS2Cse = (n+1)rS2Cn the previous equation becomes
Vo(s)− (sG3+1)VCse(s) = Vis −G3vCse(t
−
1 ) (B.12)
Substituting equation B.11 in the previous equation yields:
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Vo(s)− (sG3+1)
[
−G1
(
s+G2
s
)
Vo(s)+
1
s
vCse(t−1 )+
G1
s
vo(t−1 )
]
=
Vi
s
−G3vCse(t−1 )
⇔sVo(s)− (sG3+1)
[−G1(s+G2)Vo(s)+ vCse(t−1 )+G1vo(t−1 )]=Vi− sG3vCse(t−1 )
⇔sVo(s)+G1(sG3+1)(s+G2)Vo(s)− (sG3+1)vCse(t−1 )−G1(sG3+1)vo(t−1 ) =Vi− sG3vCse(t−1 )
⇔[s+G1(sG3+1)(s+G2)]Vo(s) =Vi− sG3vCse(t−1 )+(sG3+1)vCse(t−1 )+G1(sG3+1)vo(t−1 )
⇔[s+ s2G1G3+ sG1G2G3+ sG1+G1G2]Vo(s) =Vi+ vCse(t−1 )+G1(sG3+1)vo(t−1 )
⇔[s2G1G3+ s(G1G2G3+G1+1)+G1G2]Vo(s) =Vi+ vCse(t−1 )+G1(sG3+1)vo(t−1 )
⇔Vo(s) =
[
Vi+ vCse(t−1 )+G1(sG3+1)vo(t
−
1 )
] 1
s2G1G3+ s(G1G2G3+G1+1)+G1G2
⇔Vo(s) =
[
Vi+ vCse(t−1 )+G1(sG3+1)vo(t
−
1 )
] 1G1G3
s2+ s
(
G1G2G3+G1+1
G1G3
)
+ G2G3
Considering
p3,4 =
1
2
−G1G2G3+G1+1
G1G3
±
√(
G1G2G3+G1+1
G1G3
)2
−4G2
G3
 (B.13)
Vo(s) =
[
Vi+ vCse(t−1 )+G1(sG3+1)vo(t
−
1 )
] 1G1G3
(s− p3)(s− p4) (B.14)
the forced response is obtained by:
VFo (s) =
1
G1G3
(s− p3)(s− p4)Vi
⇔VFo (s) =
Vi
G1G3
A3
s− p3 +
A4
s− p4
Using the undetermined coefficient method to determine the coefficients A3 and A4:
1 = A3(s− p4)+A4(s− p3)
⇔1 = sA3−A3p4+ sA4−A4p3
⇔1 = s(A3+A4)−A3p4−A4p3
0 = A3+A41 =−A3p4−A4p3 ⇔
A3 = 1p3−p4A4 =− 1p3−p4
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VFo (s) =
1
G1G3
p3− p4
(
1
s− p3 −
1
s− p4
)
Vi (B.15)
which in the time domain corresponds to
vFo (t) =
1
G1G3
p3− p4
(
et p3− et p4)Vi (B.16)
The natural response is given by:
VNo (s) =
[
vCse(t−1 )+G1(sG3+1)vo(t
−
1 )
] 1G1G3
(s− p3)(s− p4)
⇔VNo (s) =
1
G1G3
A5
s− p3 +
A6
s− p4
Using the undetermined coefficient method to determine the coefficients A5 and A6:
[vCse(t−1 )+G1(sG3+1)vo(t
−
1 )] = A5(s− p4)+A6(s− p5)
⇔vCse(t−1 )+ sG1G3vo(t−1 )+G1vo(t−1 ) = A5s−A5p4+A6s−A6p5
⇔sG1G3vo(t−1 )+G1vo(t−1 )+ vCse(t−1 ) = s(A5+A6)−A5p4−A6p5
G1G3vo(t−1 ) = A5+A6G1vo(t−1 )+ vCse(t−1 ) =−A5p4−A6p3 ⇔
A5 =
vCse(t−1 )+G1(G3p3+1)vo(t
−
1 )
p3−p4
A6 =− vCse(t
−
1 )+G1(G3p4+1)vo(t
−
1 )
p3−p4
VNo (s) =
1
G1G3
p3− p4
[
vCse(t−1 )+G1(G3p3+1)vo(t
−
1 )
s− p3 −
vCse(t−1 )+G1(G3p4+1)vo(t
−
1 )
s− p4
]
⇔VNo (s) =
1
G1G3
p3− p4
[(
1
s− p3 −
1
s− p4
)
vCse(t−1 )+G1
(
(G3p3+1)
1
s− p3 − (G3p4+1)
1
s− p4
)
vo(t−1 )
]
which in the time domain corresponds to
vNo (t) =
1
G1G3
p3− p4
[
(et p3− et p4)vCse(t−1 )+G1((G3p3+1)et p3− (G3p4+1)et p4)vo(t−1 )
]
(B.17)
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Therefore, the complete response is the following:
vo(t) = vFo (t)+ v
N
o (t)
⇔vo(t) =
1
G1G3
p3− p4
[
(et p3− et p4)Vi+(et p3− et p4)vCse(t−1 )+G1((G3p3+1)et p3− (G3p4+1)et p4)vo(t−1 )
]
⇔vo(t) =
1
G1G3
p3− p4
[
(et p3− et p4)(Vi+ vCse(t−1 ))+G1((G3p3+1)et p3− (G3p4+1)et p4)vo(t−1 )
]
for vCse(t−1 ) = nvC(t
−
1 ) and
K1 =
1
G1G3
p3− p4
G1(G3p3+1) = H1 G1(G3p4+1) = H2
The output voltage is given by:
vo(t) = K1
[
(et p3− et p4)(Vi+nvC(t−1 ))+(H1et p3−H2et p4)vo(t−1 )
]
(B.18)
for DTs < t ≤ TS.
Returning to equation B.11 and having in mind thatVo(s) will be replaced with equation B.14:
VCse(s) =−G1
(
s+G2
s
)
Vo(s)+
1
s
vCse(t−1 )+
G1
s
vo(t−1 )
⇔ VCse(s) =
1
G1G3
s(s− p3)(s− p4) [−G
2
1G3(s− p3)(s− p4)(s+G2)Vo(s)
+G1G3(s− p3)(s− p4)(vCse(t−1 )+G1vo(t−1 ))]
⇔ VCse(s) =
1
G1G3
s(s− p3)(s− p4) [−G
2
1G3(s− p3)(s− p4)(s+G2)Vo(s)
+G1G3(s− p3)(s− p4)(vCse(t−1 )+G1vo(t−1 ))]
⇔ VCse(s) =
1
G3
s(s− p3)(s− p4) [−G1G3(s− p3)(s− p4)(s+G2)Vo(s)
+G3(s− p3)(s− p4)(vCse(t−1 )+G1vo(t−1 ))]
Since the previous equation is too long, the expression inside the squared brackets will be
divided in two small expressions and simplified separately:
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Expression 1
−G1G3(s− p3)(s− p4)(s+G2)Vo(s)
=−(s+G2)
[
Vi+ vCse(t−1 )+G1(sG3+1)vo(t
−
1 )
]
=−[s2G1G3vo(t−1 )+ s(Vi+ vCse(t−1 )+G1(1+G2G3)vo(t−1 ))+G2Vi+G2vCse(t−1 )+G1G2vo(t−1 )]
Expression 2
G3(s− p3)(s− p4)[vCse(t−1 )+G1vo(t−1 )]
= G3[s2− s(p3+ p4)+ p3p4][vCse(t−1 )+G1vo(t−1 )]
= G3s2[vCse(t−1 )+G1vo(t
−
1 )]−G3s(p3+ p4)[vCse(t−1 )+G1vo(t−1 )]+G3p3p4[vCse(t−1 )+G1vo(t−1 )]
= s2[G3vCse(t−1 )+G1G3vo(t
−
1 )]− s[G3(p3+ p4)vCse(t−1 )+G1G3(p3+ p4)vo(t−1 )]
+G3p3p4vCse(t−1 )+G1G3p3p4vo(t
−
1 )
Expression 1+2
s2(−G1G3vo(t−1 )+G3vCse(t−1 )+G1G3vo(t−1 ))
−s(Vi+ vCse(t−1 )+G1(1+G2G3)vo(t−1 )+G3(p3+ p4)vCse(t−1 )+G1G3(p3+ p4)vo(t−1 ))
−G2Vi−G2vCse(t−1 )−G1G2vo(t−1 )+G3p3p4vCse(t−1 )+G1G3p3p4vo(t−1 )
= s2G3vCse(t−1 )− s[Vi+[1+G3(p3+ p4)]vCse(t−1 )+G1[1+G2G3+G3(p3+ p4)]vo(t−1 )]
−G2Vi+[G3p3p4−G2]vCse(t−1 )+G1[G3p3p4−G2]vo(t−1 )
The forced response is given by:
VFCse(s) =−
Vi
G3
s+G2
s(s− p3)(s− p4) =
Vi
G3
(
A7
s
+
A8
s− p3 +
A9
s− p4
)
Using the undetermined coefficient method to determine the coefficients A7,A8 and A14:
A7(s− p3)(s− p4)+ sA8(s− p4)+ sA9(s− p3)
= A7(s2− s(p3+ p4)+ p3p4)+A8(s2− sp4)+A9(s2− sp3)
= s2(A7+A8+A9)− s(A7p3+A7p4+A8p4+A9p3)+A7p3p4

0 = A7+A8+A9
1 = A7p3+A7p4+A8p4+A9p3
−G2 = A7p3p4
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⇔

A7 =− G2p3p4
A8 =− G2+p3p3(p3−p4)
A9 =
G2+p4
p4(p3−p4)
VFCse(s) =−
1
G3
p3− p4
[
G2(p3− p4)
p3p4
1
s
+
G2+ p3
p3
1
s− p3 −
G2+ p4
p4
1
s− p4
]
Vi
which in the time domain corresponds to
vFCse(t) =−
1
G3
p3− p4
[
G2(p3− p4)
p3p4
+
G2+ p3
p3
et p3− G2+ p4
p4
et p4
]
Vi
The natural response is given by:
VNCse(s) =
1
G3
(
A10
s
+
A11
s− p3 +
A12
s− p4
)
Using the undetermined coefficient method to determine the coefficients A10,A11 and A12:
s2(A10+A11+A12)− s(A10p3+A10p4+A11p4+A12p3)+A10p3p4

G3vCse(t−1 ) = A10+A11+A12
(1+G3(p3+ p4))vCse(t−1 )+G1(1+G2G3+G3(p3+ p4)vo(t
−
1 )) = A10p3+A10p4+A11p4+A12p3
(G3p3p4−G2)vCse(t−1 )+G1(G3p3p4−G2)vo(t−1 ) = A10p3p4
⇔

A9 =− 1p3p4 [(G2−G3p3p4)vCse(t−1 )+G1(G2−G3p3p4)vo(t−1 )]
A11 =− 1p3(p3−p4) [(G2+ p3)vCse(t
−
1 )+G1(G2+ p3+G3p
2
3+G2G3p3)vo(t
−
1 )]
A12 = 1p4(p3−p4) [(G2+ p4)vCse(t
−
1 )+G1(G2+ p4+G3p
2
4+G2G3p4)vo(t
−
1 )]
VNCse(s) =−
1
G3
p3− p4 [
p3− p4
p3p4
1
s
[(G2−G3p3p4)vCse(t−1 )+G1(G2−G3p3p4)vo(t−1 )]
+
1
p3
1
s− p3 [(G2+ p3)vCse(t
−
1 )+G1(G2+ p3+G3p
2
3+G2G3p3)vo(t
−
1 )]
− 1
p4
1
s− p4 [(G2+ p4)vCse(t
−
1 )+G1(G2+ p4+G3p
2
4+G2G3p4)vo(t
−
1 )]]
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which in the time domain corresponds to
vNCse(t) =−
1
G3
p3−p4 [
p3− p4
p3p4
[(G2−G3p3p4)vCse(t−1 )+G1(G2−G3p3p4)vo(t−1 )]
+
1
p3
et p3 [(G2+ p3)vCse(t−1 )+G1(G2+ p3+G3p
2
3+G2G3p3)vo(t
−
1 )]
− 1
p4
et p4 [(G2+ p4)vCse(t−1 )+G1(G2+ p4+G3p
2
4+G2G3p4)vo(t
−
1 )]]
⇔ vNCse(t) =−
1
G3
p3−p4 [
(
p3−p4
p3p4
(G2−G3p3p4)+ 1p3 (G2+ p3)et p3− 1p4 (G2+ p4)et p4
)
vCse(t−1 )+(
p3−p4
p3p4
+ 1p3G1(G2+ p3+G3p
2
3+G2G3p3)e
t p3− 1p4G1(G2+ p4+G3p24+G2G3p4)et p4
)
vo(t−1 )]
Therefore, the complete response is the following:
vCse(t) = vFCse(t)+ v
N
Cse(t)
⇔vCse(t) =−
1
G3
p3− p4 [(
G2(p3− p4)
p3p4
+
G2+ p3
p3
et p3− G2+ p4
p4
et p4
)
Vi
+
(
p3− p4
p3p4
(G2−G3p3p4)+ 1p3 (G2+ p3)e
t p3− 1
p4
(G2+ p4)et p4
)
vCse(t−1 )
+
(
p3− p4
p3p4
+
1
p3
G1(G2+ p3+G3p23+G2G3p3)e
t p3− 1
p4
G1(G2+ p4+G3p24+G2G3p4)e
t p4
)
vo(t−1 )]
The voltage drop of each capacitor during stage 2 is then given by:
vC(t) =
1
n
vCse(t)
⇔vC(t) =−
1
G3
n(p3− p4) [(
G2(p3− p4)
p3p4
+
G2+ p3
p3
et p3− G2+ p4
p4
et p4
)
Vi
+
(
p3− p4
p3p4
(G2−G3p3p4)+ 1p3 (G2+ p3)e
t p3− 1
p4
(G2+ p4)et p4
)
nvC(t−1 )
+
(
p3− p4
p3p4
+
1
p3
G1(G2+ p3+G3p23+G2G3p3)e
t p3− 1
p4
G1(G2+ p4+G3p24+G2G3p4)e
t p4
)
vo(t−1 )]
(B.19)
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Considering:
1
G3
n(p3− p4) = K2
p3− p4
p3p4
(G3p3p4) =M1
G2+ p4
p4
=M4
1
p3
G1(G2+ p3+G3p23+G2G3p3) =M6
p3− p4
p3p4
G2 =M2
p3− p4
p3p4
=M5
1
p4
G1(G2+ p4+G3p24+G2G3p4) =M7
G2+ p3
p3
=M3
the previous equation becomes
vC(t) = K2[M1nvC(t−1 )− (M2+M3et p3−M4et p4)(Vi+nvC(t−1 ))
− (M5+M6et p3−M7et p4)vo(t−1 )]
(B.20)
0≤ t < (1−D)Ts
B.3 Summary
During stage 1:
vo(t) = vo(t−0 )e
−t p2
vC(t) = vC(t−0 )e
−t p1 +Vi(1− e−t p1)
for 0≤ t < DTs.
During stage 2:
vo(t) =K1
[
(et p3− et p4)(Vi+nvC(t−1 ))+(H1et p3−H2et p4)vo(t−1 )
]
vC(t) =K2[M1nvC(t−1 )− (M2+M3et p3−M4et p4)(Vi+nvC(t−1 ))− (M5+M6et p3−M7et p4)vo(t−1 )]
for 0≤ t < (1−D)Ts.
where
G1 =
nCL
C
K1 =
1
G1G3
p3− p4
G2 =
1
RLCL
K2 =
1
G1
n(p3− p4)
G3 =
(n+1)
n
rS2C
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H1 = G1(G3p3+1)
H2 = G1(G3p4+1)
M1 = G3(p3− p4) M5 = p3− p4p3p4
M2 =
p3− p4
p3p4
G2 M6 =
1
p3
G1(G2+ p3+G3p23+G2G3p3)
M3 =
G2+ p3
p3
M7 =
1
p4
G1(G2+ p4+G3p24+G2G3p4)
M4 =
G2+ p4
p4
p1 =
1
(n+1)rS1C
p2 =
1
RLCL
p3,4 =
1
2
−G1G2G3+G1+1
G1G3
±
√(
G1G2G3+G1+1
G1G3
)2
−4G2
G3

Appendix C
Source Code
The computational calculations were all performed with the open source software Scilab. The
main source code developed is shown in the present appendix.
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C.1 functionLibrary.sci
0001  //NOTE: After the Scilab startup, run this file once to load the functions into 
0002  //      the workspace.
0003  
0004  function [Ao]=SquareWaveGenerator(f, D, t, tsp)
0005  //Function description: Constant square wave generator with a minimum amplitude 
0006  //of 0 and a maximum amplitude of 1. During each period begins with an 
0007  //amplitude of 1 and remains with it during D*T. Then is set to zero until the 
0008  //period is over. To obtain an inverse wave, which during each period begins 
0009  //with an amplitude of 0 and them is set to 1 when the D*T time period is over: 
0010  //abs(SquareWaveGenerator(fs, D, ta, tsp)-1).   
0011  //Input arguments
0012  // f: Square wave frequency (Hz)
0013  // D: Duty-cycle (%)
0014  // t: Total time (s)
0015  // tsp: time step (s)
0016  //Output arguments
0017  // Ao: vector with the same length of t which represents the amplitude of the 
0018  //square wave and has the values 0 or 1. 
0019  
0020  T = 1/f;          // Wave period
0021  D = D/100;        // The duty-cycle is given in %. Passage to [0;1] range
0022  Ao=0;             // Output initialization
0023  
0024  // Auxiliary variables initialization
0025  i=1; j=1; k=0;    
0026  counter=0;        // Represents the number of samples during one period
0027  Aaux=0;           // Is assigned with the values 1 and 0 during one period
0028  
0029        
0030  // During stage 1 ([0;DT[) the square wave amplitude is set to 1
0031  for i=0:tsp:T*D-tsp
0032     counter = counter + 1;
0033     Aaux(counter) = 1;
0034  end
0035          
0036  // During stage 2 ([DT;T[) the square wave amplitude is set to 0   
0037  for i=T*D:tsp:T-tsp
0038     counter = counter + 1;
0039     Aaux(counter) = 0;
0040  end
0041          
0042  // During each period, the vector Ao is assigned with the values of the 
0043  //auxiliary variable Aaux until t is over
0044  for j=1:length(t)
0045     k=k+1;
0046     Ao(j) = Aaux(k);
0047             
0048     // When k = counter means that one period is over and another will start, so 
0049     //the vector Aaux will have to be read from the beginning. Thus, k has to 
0050     //be set to 0. 
0051     if k == counter then k=0; end
0052  end
0053  
0054  endfunction
0055  
0056  function [vo, vC, to]=SystemModel(fs, D1, D2, m, Vi, n, C, rs1, rs2, CL, RL, voi, vCi)
0057  // Function Description: Given a set of parameters, computes the output and 
0058  //flying capacitors voltage of a step-up swiched capacitor DC-DC converter with 
0059  //a series-parallel topology with a theoretical voltage ratio of n+1. In every
0060  //cycle the converter has two (sometimes 3) operation stages:  
0061  // Stage 1: The n flying capacitors charge in parallel with the source, and the 
0062  //output is disconnected from the input.
white
white
white
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0063  // Stage 2: The flying capacitors discharge in series with the source charging 
0064  //the output.
0065  // Middle Stage: May occur between stage 1 and 2. The flying capacitors are no 
0066  //longer charging, and are disconnected from both input and output. Their 
0067  //voltage remains constant. However the output remains disconnected form the
0068  //source, so it keeps discharging.
0069  //Input parameters
0070  // fs: Switching frequency (Hz)
0071  // D1: Duty-cycle of phi1 (%)
0072  // D2: Duty-cycle of phi2 (%)
0073  // m: Number of operation cycles
0074  // Vi: Input voltage (V)
0075  // n: Number of flying capacitors
0076  // C: Flying capacitors (F)
0077  // rs1: Switch on-resistance during stage 1 (ohm)
0078  // rs2: Switch on-resistance during stage 2 (ohm)
0079  // CL: Load Capacitor (F)
0080  // RL: Load Resistor (Ohm)
0081  // voi: Initial output voltage (V)
0082  // vCi :Initial voltage per flying capacitor (V)    
0083  //Output parameter
0084  // vo: Output voltage (V)
0085  // vC: Voltage per flying capacitor (V)
0086  // to: Total operation time (s) 
0087      
0088  // Model definitions
0089  Ts=1/fs;                      //Switching period (s)
0090  tsp = 0.01*Ts;                //Time step (for signal sampling) (s)
0091  to = 0:tsp:m*(Ts);            //Operation time vector
0092  tr=0:tsp:Ts-tsp;              //Relative time vector
0093  
0094  phi1 = SquareWaveGenerator(fs, D1, to, tsp);              //Phi1 command signal
0095  phi2 = abs(SquareWaveGenerator(fs, (100-D2), to, tsp)-1); //Phi2 command signal
0096  
0097  i=0; h=0;         // Auxiliary variables
0098  vo = 0;           // Ouput voltage vetor initialization
0099  vC = 0;           // Ouput flying capaciotor voltage  initialization
0100  
0101  // During stage 1 ...
0102  p1 = 1/((n+1)*rs1*C);     
0103  p2 = 1/(RL*CL);
0104  
0105  // During stage 2 ...
0106  G1 = n*CL/C;
0107  G2 = 1/(RL*CL);
0108  G3 = (n+1)*rs2*C/n;
0109  
0110  // Coefficients of the denominator's polynomial
0111  a = 1;
0112  b = (G1*G2*G3+G1+1)/(G1*G3);
0113  c = G2/G3;
0114  
0115  // Poles (zeros of the denominator's polynomial)
0116  p3 = (-b+sqrt(b^2-4*c*a))/(2*a);
0117  p4 = (-b-sqrt(b^2-4*c*a))/(2*a);
0118  
0119  // Coefficients of the vo(t) function
0120  K1 = (1/(G1*G3))/(p3-p4);
0121  H1 = G1*(G3*p3+1);
0122  H2 = G1*(G3*p4+1);
0123  
0124  // Coefficients of the vC(t) function
white
white
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0125  K2 = (1/G3)/(n*(p3-p4));
0126  M1 = (p3-p4)/(p3*p4)*(G3*p3*p4);
0127  M2 = (p3-p4)/(p3*p4)*G2;
0128  M3 = (G2+p3)/p3;
0129  M4 = (G2+p4)/p4;
0130  M5 = (p3 - p4)/(p3*p4);
0131  M6 = 1/p3*G1*(G2 + p3 + G3*p3^2 + G2*G3*p3);
0132  M7 = 1/p4*G1*(G2 + p4 + G3*p4^2 + G2*G3*p4);
0133  
0134  for i=1:length(to)-1
0135      
0136      h=h+1;
0137      
0138     if (phi1(i) == 1) & (phi2(i) == 0) then    // Stage 1
0139          //Output voltage
0140          vo(i)=voi*exp(-tr(h)*p2);
0141          
0142          //Flying capacitors voltage
0143          vC(i)= vCi*exp(-tr(h)*p1)+Vi*(1-exp(-tr(h)*p1));             
0144      end
0145      
0146      if (phi1(i) == 0) & (phi2(i) == 0) then    // Middle Stage
0147          //Output voltage
0148          vo(i)=voi*exp(-tr(h)*p2);
0149          
0150          //Flying capacitors voltage
0151          vC(i)= vCi;    
0152      end
0153      
0154      if (phi2(i) == 1) & (phi1(i) == 0) then    // Stage 2
0155          
0156          //Output voltage
0157          vo1(i)=(exp(tr(h)*p3)-exp(tr(h)*p4))*(Vi+n*vCi);
0158          vo2(i)=(H1*exp(tr(h)*p3)-H2*exp(tr(h)*p4))*voi;
0159  
0160          vo(i)= K1*(vo1(i)+vo2(i)); 
0161  
0162          //Flying capacitors voltage
0163          vC1(i)=  M1*n*vCi;
0164          vC2(i)= -(M2+M3*exp(tr(h)*p3)-M4*exp(tr(h)*p4))*(Vi+n*vCi);
0165          vC3(i)= -(M5+M6*exp(tr(h)*p3)-M7*exp(tr(h)*p4))*voi;
0166  
0167          vC(i) = K2*(vC1(i)+vC2(i)+vC3(i));
0168      end
0169      
0170      //Phi1 falling edge detection (End of stage 1)
0171      if (phi1(i) == 1) & (phi1(i+1) == 0) then
0172          vCi=vC(i);    // update the flyng capacitors voltage initial value
0173      end
0174      
0175      //Phi2 rising edge detection (stage 2 will begin in the next cycle) 
0176      if (phi2(i) == 0) & (phi2(i+1) == 1) then       
0177          voi=vo(i);   // update the output voltage initial value
0178          h = 0;       // A switch commutation occurs, therefore, the relative time
0179                       //must be set to zero.
0180      end
0181          
0182      //Phi1 rising and phi2 falling edge detection 
0183      //(End of stage 2. Stage 1 will begin in the next cycle)
0184      if  
  ((phi1(i) == 0) & (phi1(i+1) == 1)) | ((phi2(i) == 1) & (phi2(i+1) == 0)) then
0185          voi=vo(i);   // update the output voltage initial value
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0186          vCi=vC(i);   // update the flying capacitors voltage initial value 
0187          h = 0;       // A switch commutation occurs, therefore, the relative time
0188                       //must be set to zero.  
0189      end
0190      
0191  end
0192  
0193  //Adjustment of the vC and vo vectors to match the length of the to vector
0194  vC(i+1)=vC(i);
0195  vo(i+1)=vo(i);
0196  
0197  endfunction
white
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C.2 parameterExtraction.sce
0001  // Model parameters 
0002  fs = 10e6;            // Switching frequency (Hz)
0003  D1 = 70;              // Duty-cycle of phi1 (%)
0004  D2 = 30;              // Duty-cycle of phi2 (%)
0005  m1 = 50;              // Number of operation cycles
0006  
0007  Vi = 0.9;             // Input voltage (V)
0008  n = 3;                // Number of flying capacitors
0009  
0010  VoRef = 2.5;          // Reference output voltage (V)
0011  IoRef =100e-3;        // Reference output current (A)
0012  VoRipple = 0.01*2.5;  // Desired voltage ripple
0013  
0014  C   = 65e-9:1e-9:70e-9;     // Flying capacitors (F)
0015  rs1 = 0.2:0.05:0.4;         // Switch on-resistance during stage 1 (ohm)
0016  rs2 = 0.2:0.05:0.4;         // Switch on-resistance during stage 2 (ohm)
0017  CL  = 150e-9:1e-9:200e-9;   // Load Capacitor (F)
0018  
0019  // Auxiliar initializations
0020  RL = VoRef/IoRef ;    // Load Resistor (Ohm)
0021  CL0 = 500e-9;         // Load Capacitor initial value (F)
0022  voi=VoRef;            // Initial output voltage (V)
0023  vCi=0.5*Vi;           // Initial voltage per flying capacitor (V)
0024  voLowestMean=5;
0025  C_best   = 0;
0026  rs1_best = 0;
0027  rs2_best = 0;
0028  CL_best  = 0;
0029  
0030  // Main Program
0031  disp('Computing ...')
0032  
0033  i=0;j=0;k=0;
0034  
0035  for i=1:length(C)
0036      for j=1:length(rs1)
0037          for k=1:length(rs2)
0038            
  [vo1, vC1, to1]=SystemModel(fs, D1, D2, m1, Vi, n, C(i), rs1(j), rs2(k), CL0, RL, voi, vCi);
0039          
0040              index2=length(vo1);
0041              index1=round(index2-index2/3);
0042              vo1Mean=mean(vo1(index1:index2));    // Mean output voltage calculation
0043          
0044              if   vo1Mean>VoRef & vo1(index1)<vo1(index2) & vo1Mean<voLowestMean then
0045                  voLowestMean=vo1Mean;
0046                  C_best=C(i);
0047                  rs1_best=rs1(j);
0048                  rs2_best=rs2(k);
0049              end
0050          end
0051      end
0052  end
0053  
0054  if C_best == 0 | rs1_best == 0 | rs1_best == 0 then 
0055         disp('No results found for C, rs1 and rs2 in the established intervals.')
0056  else
0057      check = 0;    //Stored capacitor flag
0058      for l=1:length(CL)
0059        
  [vo2, vC2, to2]=SystemModel(fs, D1, D2, m1, Vi, n, C_best, rs1_best, rs2_best, CL(l), RL, voi, vCi);
0060          index2=length(vo2);
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0061          index1=round(index2-index2/3);
0062          vo2Max=max(vo2(index1:index2));
0063          vo2Min=min(vo2(index1:index2));
0064          vo2Ripple=(vo2Max-vo2Min)/2;        //Output voltage ripple calculation
0065      
0066          if vo2Ripple < VoRipple & check ~= 1 then
0067             check = 1;
0068             CL_best = CL(l);
0069          end    
0070      end
0071  
0072      if CL_best == 0 then 
0073         disp('No results found for CL in the established interval.')
0074      else
0075          mprintf('C_best= %f nF\n',    C_best/(1e-9));
0076          mprintf('rs1_best= %f ohm\n',     rs1_best);
0077          mprintf('rs2_best= %f ohm\n',     rs2_best);
0078          mprintf('CL_best= %f nF\n',   CL_best/(1e-9));    
0079      end
0080  end
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C.3 MOSFETdesign.sce
0001  //CMOS 0.35 um process parameters (Appendix A.6)
0002  L   =   0.35e-6;
0003  W   =  [1000, 2000, 3000, 4000, 5000, 6000, 7000, 8000, 9000, 10000]*10^(-6);
0004  kn  =  [34.5, 52.0, 66.5, 73.0, 79.0, 82.0, 85.5, 88.0, 90.5, 93.0 ]*10^(-6);
0005  VTn =  [0.05, 0.27, 0.42, 0.46, 0.49, 0.50, 0.51, 0.52, 0.53, 0.54 ];
0006  kp  =  [10.0, 16.5, 20.5, 23.0, 26.0, 26.5, 27.5, 28.5, 29.5, 30.0 ]*10^(-6);
0007  VTp = -[0.32, 0.35, 0.44, 0.50, 0.58, 0.58, 0.60, 0.62, 0.63, 0.64 ];
0008  
0009  //MOSFETs desired on-resistance
0010  rs1 = 0.3;
0011  rs2 = 0.3;
0012  
0013  //Clock voltages
0014  VH_CLK = 3;
0015  VL_CLK = 0;
0016  
0017  //Input voltages
0018  ViMax = 1.5;
0019  ViMin = 0.9;
0020  
0021  N = length(W);
0022  Wmax = W(N);
0023  
0024  //Function that computes the length (Wi) and number of parallel MOSFETs (ni) 
0025  //necessary to ensure a given equivalent on-resistance for a certain VGS, 
0026  //ki, VTi and L values 
0027  //Essentially, if the first computed W is superior to Wmax, a new transistor 
0028  //in parallel is added and the on-resistance per/MOSFET is increased. This 
0029  //process is repeated until W < Wmax.
0030  function [Wi, ni]=MOSLengthAndNumber(VGS, Ron, ki, VTi, L)
0031      ni=1;
0032      for ni=1:1:100
0033          Ron = Ron*ni;
0034          B = 1/(Ron*(abs(VGS)-abs(VTi)));
0035          Wi = (B*L)/ki;
0036          if (Wi <= Wmax) then break; end    
0037      end    
0038  endfunction
0039  
0040  //Function that computes the error between the length computed  by function
0041  //MOSLengthAndNumber() and the length corresponding to the ki-VTi pair used.
0042  function [Werror]=errorCalculation(Wref, Wactual)
0043      Werror = (Wref - Wactual)/Wref*100;
0044  endfunction
0045  
0046  //Function that returns the final length and number of MOSFETs. It receives
0047  // the process parameters as vectors and the desired equivalent on-resistance
0048  // and gate-source voltage. Computes and successively stores the W and n 
0049  // values which have the smallest error. 
0050  function [Wf, nf, f]=MOSdesign(VGS, Ron, k, VT, L)
0051      SmallestWerror = 100;
0052      for i=1:1:N
0053        [Wi, ni] = MOSLengthAndNumber(VGS, Ron, k(i), VT(i),L);
0054        Werror = errorCalculation(W(i), Wi);
0055        
0056        if Werror < SmallestWerror & Werror > 0 then
0057            Wf = Wi;
0058            nf = ni;
0059            f=i; 
0060            SmallestWerror = Werror;         
0061        end            
0062      end    
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0063  endfunction
0064  
0065  //Results  
0066  disp('Stage 1')
0067   
0068      //S11N
0069      VGS_S11N = VH_CLK - ViMax;
0070      [W_S11N, n_S11N, f] = MOSdesign(VGS_S11N, rs1, kn, VTn);
0071      
0072      mprintf('\nS11N\n');
0073      mprintf('number = %d\n', n_S11N);
0074      mprintf('W= %f um\n', W_S11N/(1e-6));
0075      mprintf('theoretical W= %f um\n', W(f)/(1e-6));
0076  
0077      //S12N and S14N
0078      VGS_S12N = VH_CLK - ViMax;
0079      [W_S12N, n_S12N, f_S12N] = MOSdesign(VGS_S12N, rs1/2, kn, VTn);
0080      
0081      mprintf('\nS12N and S14N\n');
0082      mprintf('number = %d\n', n_S12N);
0083      mprintf('W= %f um\n', W_S12N/(1e-6));
0084      mprintf('theoretical W= %f um\n', W(f_S12N)/(1e-6));
0085      
0086      //S13N and S15N    
0087      VGS_S13N = VH_CLK;
0088      [W_S13N, n_S13N, f_S13N] = MOSdesign(VGS_S13N, rs1/2, kn, VTn);
0089      
0090      mprintf('\nS13N and S15N\n');
0091      mprintf('number = %d\n', n_S13N);
0092      mprintf('W= %f um\n', W_S13N/(1e-6));
0093      mprintf('theoretical W= %f um\n', W(f_S13N)/(1e-6));   
0094      
0095      //S16N     
0096      VGS_S16N = VH_CLK;
0097      [W_S16N, n_S16N, f_S16N] = MOSdesign(VGS_S16N, rs1, kn, VTn);
0098      
0099      mprintf('\nS16N\n');
0100      mprintf('number = %d\n', n_S16N);
0101      mprintf('W= %f um\n', W_S16N/(1e-6));
0102      mprintf('theoretical W= %f um\n', W(f_S16N)/(1e-6));  
0103                
0104  //DISCHARGE                
0105  disp('Stage 2')
0106      
0107      //S21N                          
0108      VGS_S21N = VH_CLK - ViMax;
0109      [W_S21N, n_S21N, f_S21N] = MOSdesign(VGS_S21N, rs2, kn, VTn);
0110      
0111      mprintf('\nS21N\n');
0112      mprintf('number = %d\n', n_S21N);
0113      mprintf('W= %f um\n', W_S21N/(1e-6));
0114      mprintf('theoretical W= %f um\n', W(f_S21N)/(1e-6)); 
0115      
0116     
0117      //S22P, S23P and S24P                   
0118      VGS_S22P = VL_CLK - ViMin;
0119      [W_S22P, n_S22P, f_S22P] = MOSdesign(VGS_S22P, rs2, kp, VTp);
0120      
0121      mprintf('\nS22P, S23P and S24P\n');
0122      mprintf('number = %d\n', n_S22P);
0123      mprintf('W= %f um\n', W_S22P/(1e-6));
0124      mprintf('theoretical W= %f um\n', W(f_S22P)/(1e-6));
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